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Preface to the Second Edition
This new issue of the DCS Report No. 290 is an
edited version of the old report. There are no significant
changes in the new edition except that the minor oversights
,
omissions and errors have been corrected.
In addition, a few explanatory notes have been added
on the flow charts to ease their readability. In case there is
any discrepancy between the flow charts and the program listing
at the end of the report, it should be resolved in favor of the
program.
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III. Gate Functions and Shifting Logic
3.1 Operand Loading Gate Functions
3.2 M-Register Shifting Gate Functions








3.4.3 Formal Calling Sequence
3.4.4 Formal Parameter Description





*Note: In the body of this report, the leading digits of the section
numbers used in this outline may be omitted. The level of the
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6.4.2 Convert to Floating Point Number
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. 3 Convert to Decimal
6 . U
.




3 . 2 Functional Descripti<
6.U.3-3 Formal Calling Sequence
6.U.3-U Formal Parameter Description
6.U.3-5 Implicit Parameter Description
6.U.3.6 Subroutines Used
6.U.3-7 Operational Description
6. U. 3. 7.1 English Text
6. k. 3. 1.2 Flowcharts
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6.U.U.1.U Formal Parameter Description
6. U.U.I. 5 Implicit Parameter Description
6. U.U.I. 6 Subroutines Used
6. U.U.I. 7 Operational Description
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6. U.U.I. 8 Error Conditions
6 . U . U . 2 COMPL
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6. 4. 4.3.1 Name
6. 4.1*. 3. 2 Functional Description
6.4.4.3.3 Formal Calling Sequence
6.4.4.3.4 Formal Parameter Description
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VII. How to Use the Simulation
7.1 Execution of the Simulation
7.2 Modification of the Programs
7-3 Set-Up of Program Decks




The arithmetic unit (AU) is being simulated at the hardware
level of detail. The simulation is written in PL/1 for the IBM 36O/75
computer. It also serves as a dynamic documentation for the logical
design of AU.
The AU registers may be simulated either as structure, array
or bit string. In the AU, most Boolean operations concerned with any
register involves every bit of the register. In this case, bit-string
operation is the most suitable operation and less time consuming. Since
this simulation program is also to serve as dynamic documentation it
requires a simple, easily understood program which is very close to the
actual logical design. The bit-string operation is a very straight
forward operation; array or structure operations don't have any
particular advantage in this simulation. In case only some bytes or bits
of a register are used in the operation, the PL/1 build-in function
SUBSTR may be used.
All registers and indicators are simulated as bit strings-
all counters are simulated as fixed point number; all gating functions
are simulated as procedures and grouped into one subprogram. The Sign-
Digit Subtractor (SDS) and propagation logic are simulated as two sub-
programs. Every arithmetic order is simulated as one subprogram
(including functional sub-blocks, such as quotient selector, multiplier
recoder, etc.). This simulator, therefore, is composed of one main
program and several subprograms.
Every routine will be explained in detail in the following























































INBUS (5 bytes, 10 bits each)
Instruction Variants
Number Type
Holds the flags of first operand
set
to AU
Holds the flags of second operand
sent to AU
Holds the sign of first operand
sent to AU.
Holds the sign of second operand
sent to AU
Holds the sign of result format
by
the AU
Holds the exponent of the first
operand sent to AU (Floating
pt . number only
)
Holds the exponent of the second
operand sent to AU
Holds the exponent of the results
























Component in AU Hardware
The minuend and difference of the
signed
-digit subtractor (SDS) is
represented in SD format. It holds
the sign of the minuend. It is used in
all k stages of SDS.
Holds the magnitude of minuend. Used in
all stages of SDS.
Holds subtrahend in conventional binary
form. Used in k stages of SDS.
Holds the sign of difference. Used in
all k stages of SDS.
Holds the magnitude of difference.
Used in all k stages of SDS.
A control signal, NEG1 negates the output
from SDS. Used in all k stages.
Interstage connection for SDS. Used in
all k stages of SDS.









'Flag match' indicator, used in comparison
'Bogus result' indicator
PjfrLIP = 1, for continuous PjfrLY operation
Number of division cycles to be performed.
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1.2 General Flow
As mentioned in the previous
section, the simulator is composed
of one main program and several
sutprograms. The main program is named
AUSIM- , execution starts at AUSIM.
A simple pseudo-TP is included
to
supply perands (or operand), AUSIM
calls routines to load these
operas
t0 proper registers. After all
operands have teen loaded upon
decoding




..„,.„, i, switched hack to AUSIM for
After completion of that routine,
control s n
next operation.
Following is a listing of all
external procedures defined in this
simulator and the local procedures
defined in each external *"«*"
.I, external procedure will he explained
full, in the following sections































































































































































SUMMARY OF PROCEDURES (Continued)








































This is a main program, this
program includes two sections:
(1) A simple pseudo-simulation
of TP, which sends to the AU
via the INBUS, a control byte
containing the instruction variant
(IV),
n xucu ,
d will be sent, one word
operand. Each byte of the word
consists of 10 bits
.
bit and 1 parity bit.
. .j.. i j q^^u nf the instruction variant and
(2) Upon rapid initial decoding
o n Bo
^
number type, AUSIM loads the




appropriate registers. After all
operands have been loaded th ^°
^
execution is switched to an
appropriate subprogram according to
the instru
subprogram is completed, control
tion variant. After the
execution of that
is switched back to AUSIM for
the next arithmetic order.
3. Formal Calling Sequence:
Not applicable to a main program




initially, all registers, counters
and indicators will be cleared,
pending upon the instruction variant and
number type par or all UH>
UQ,, FA, FB, EUU, and BUM
registers will be loaded from INBUS.
6. Subroutines Used:
AP.DX, SUB, CPRA, MPY, DIV,
CVL, CVF, CVD, POLK, VDUH1, UPUH2
,
UDUH3, VDUQ1, UDUQ2, VDUQ3
7. Operational Description:
7.1 English Text:
The number contained in small
square associated with some
blocks
i„ the flowchart will be used
in the following paragraphs
for easy references
-10-
(1) One parameter, PRINT,is used to control the print out of the inter-
mediate result. If PRINT = 1, both inputs and outputs of signed-digit
subtractor will be printed out (it is useful for debugging), otherwise
printing in SDS will be skipped. Start from block [l] : all registers have
been cleared. Since the indicator 'POLIP' is set to 1 after the first
operation of POLY, and will be reset to after the last operation of
POLY, the indicator 'POLIP' will not be cleared at this point, if the
arithmetic order is POLY.
(2) In the Illiac III hardware, operands are retrieved from Operand Stack
(0S). At present status, the AU has been tested using a pseudo-simulated
TP. The operands are taken from external input device. Blocks [2 J to [6]
are used to read operands (or operand) from an input device (cards) and
convert them into internal representation as if they were being retrieved
from 0S. (6U-bit storage area is used. For operand less than 6k bits, it
is left adjusted in the area). The number of operands needed is determined
from the Instruction Variant (IV). For data conversion type orders (first
bit of IV equals 0), only one operand is needed (NOP = l) otherwise two
operands are needed (NOP = 2). The only exception is POLY: for the first
time, two operands are needed, but for subsequent POLY, only one operand
is needed.
The order of input data will be: instruction variant, number type
IND, operand A, flag bits of operand A, operand B, flag bits of operand B.
Operand may be in either conventional form (IND = 0) or in their internal
bit-form (IND =1).
(3) The order of operands sent from TP to AU is: left word of operand A
left word of operand B, right word of operand A then right word of operand B.
Block [6] is used to re-arrange the operands and their associated
flag bits in this order and place them in temporary buffer for later usage.
(k) Starting at block [7], operands kept in the temporary buffer will be
lent to the AU, one word at a time, via the INBUS. The word carried by INBUS





















Corresponding Bits of Operand Word
IV
NT
Data bits of 1st byte.
Flag bit of 1st byte
Data bits of 2nd byte
Flag bit of 2nd byte
Data bits of 3rd byte
Flag bit of 3rd byte
Data bits of Uth byte
Flag bit of kth byte
TABLE 2-1: Format of INBUS
Word
.
For floating point numbers and decimal
numbers, each operand consists of
1 double (WRD . 2) , for fixed point number each
operand consists of 1 word
(WED : i ); therefore,
the total number of vords to be transmitted .
WRD x NOP.
According to the instruction variant and
number type, the word
transmitted via INBUS will be loaded into the
proper positions of the
appropriate registers by the routines defined
in external procedure GATE.
Every word in the temporary will be sent
in a similar manner until all words
have been loaded. The following is a table
summarizing the contents of
registers after the loading of operands is
completed.
-12-























(UH (bytes k-f) = New Coeff
.
Sign B = Sign of new coeff.
EUM = Exponent bits of coeff.
UH (bytes I-7) = Fraction bit of
coeff.
SIGNA - Sign of Operand A,
SIGNB = Sign of Operand B,
FA = Flag bits of Operand A
FB - Flag bits of Operand B
EUU = Exponent bits of Operand A
EUM = Exponent bits of Operand B
UQ (bytes I-7) = Fraction of Op. A
UH (bytes I-7) = Fraction of Op. B
SIGNA = Sign of multiplicand
SIGNB = Sign of multiplier
FA
1 _li =
rlag bits of multiplicand
FB
l_l+ = Fla§ bits of multiplier
UQ (Bytes 4-7) = Multiplicand
UH (Bytes 0-3) - Multiplier
-13-


























SIGNA = Sign of dividend
SIGNB = Sign of divisor
FA . = Flag bits of dividend
FB > = Flag bits of divisor
UQ( Bytes 0-3) = Dividend
UQ (Bytes 1+-7) = UH (Bytes 0-3) =
Divisor
SIGNA = Sign of Operand A
FA , = Flag bits of Operand A1-4
UQ (Bytes U-7) = Operand A
SIGNA = Sign of Operand A
FA . = Flag bits of Operand A
UQ, (Bytes 0-3) = Operand A
SIGNA = Sign of Operand A
FA = Flag of Operand A
BUM = Exponent bits of Operand A
UQ(Bytes 1-7) = Fraction bits of
Operand A
SIGNA - Sign of Operand A
FA = Flag bits of Operand A
-lU-
(5) After all operands have been loaded (according to the
instruction variant) one of the external procedures of the arithmetic order
is chosen, and control of execution is switched to that procedure.
7-2 Flowchart:
Flowchart is attached
The symbols used in the flowchart are:
POLIP: Indicator, is to be set to 1 for subsequent POLY
IV: Instruction variant (h bit)
NT: Number Type (2 bit)
NOP: Number of operands
IND:
=
if the input operands are in conventional fixed, floating
or decimal form.
- 1 if the input operand are in internal bit representations.
STRING1: Internal representation of Operand A (64 bit)
0PF1: Flag bits of Operand A (8 -bit)
STRING2: Internal representation of Operand B (64-bit)
0PF2: Flag bits of Operand B (8-bit)
1, 2, 3
,
h; Temporary buffer for data bits operands
re-arranged in the order for transmission. (32-bit each)
FLAG(I): I i, 2, 3j k; Temporary buffer for the flag bits associated
with data bits in TEMP(l)
. (h bits each)
V: INBUS word ( 50 bits)
WPDCT: A counter to .count number of words being transmitted
Sign register for Operand A.
Sign register for Operand B
Flag register for Operand A





EUU: Exponent register for Operand A.
EUM: Exponent register for Operand B.
-15-
AUSIM








Page: 2 of 9




PT. NO. IN CON-
VENTIONAL FORM
(N0P TIMES)
READ IN FL. PT. NO.
IN BIT FORM
(N0P TIMES)





READ IN DEC. NO. IN
ILLIAC III BIT FORM
(N0P TIMES)







STRING 1 = OPERAND A
STRING 2 = OPERAND B
0PF1 = FLAG BITS OF OP. A
0PF2 = FLAG BITS OF OP. B
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TEMP (D = STRING1 1-32
TEMP (2) = STRING 2 ^32
TEMP (3) = STRING 1 33-64
TEMP (4) = STRING 2 33^4
n
FLAG (1) = ^P^ 1 1-4
FLAG (2) = ^PF2 \.*
FLAG (3) = ^PFI 5-8
FLAG (4) = ^PF2 5-8
V!.3 =
V4 .7 = IV
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Vll-18 = TEMP(CJ) 1 _ Q
V 21 -28= TEMP(CT) 9 _ 16
v 31-38 = TEMP(CT) 17-24
V41 _ 48 = TEMP(CT) 25 _32
Vig = FLAGfCTJj
V29 = FLAG(CT) 2
V39 = FLAG(CT) 3

















































FB 3 = V39











When invalid instruction variant is used, an error message will
be printed out, and execution for that set of input data will be terminated.
Control of execution is switched to the beginning of AUSIM for the next set
of data.
9- Local Procedures:
9-1 FAILFA: This routine is used to load bit 19, 29, 39, 1+9
into the left half of flag register FA.
9-2 FA2RFA: This routine is used to load bit 19, 29, 39, 1+9








Same as FAILFA; FB is used instead of FA.
Same as FA2KFA; FB is used instead of FA.
To load bit 12 through bit 18 of V into the
To load bit 12 through bit 18 of V into the exponent
-25-
Ill: Gate Functions and Shifting Logic
All gate functions, shifting logics,
assimilation of output of
signed-digit suhtractor and some other
miscellaneous functional suhblocks
are grouped into one procedure 'GATE'
with different entry naues. Each of
them will he fully described below.
One overall flowchart will he provided.
1. Operand Loading Gate Functions:
vmi: Load from INBUS (V) byte 3-5
(bit 1-8) into II register
byte 1-3-
Load from INBUS (V) byte 2-U (bits
1-8 of each byte) into
M register byte k-'J
•
Load from INBUS (V) byte S-k (bits
1-8 of each byte) into
UQ register byte 1-3-
Same as TOJftl, UH register is loaded
instead of UQ.
Load from IMBUS (V) byte 1-U (bit
1-8 of each byte) into
UQ register byte k-'J.
Same as VDUQ2, UH register is
loaded instead of UQ.
Load from INBUS (V) byte 1-k (bit
1-8 of each byte) into
UQ register byte 0-3-
Same as VDUQ3, UH register is








M-Register Shifting Gate Functions
^
MDYl: Contents of M register is
used as Y-input to SDS (Stage 1) .
Mi^. Contents of M register is used
as Y-input to SDS (Stage k)
MLTYl: Contents of M register
is left shifted 7 bits and is
used
as Y-input to SDS (Stage 1)
.
• „ i f+ shifted 6 bits and is used
ML6Y1: Contents of M
register is left
as Y-input to SDS (Stage l)
.
j.
-o -lo-Ft shifted 5 bits and is used
ML5Y2: Contents of M register is
left t p
as Y-input to SDS (Stage 2)
-26-
MLUY2: Contents of M regirter is left shifted k bits and is used
as Y-input to SDS (Stage 2).
ML3Y3: Contents of M register is left shifted 3 bits and is used
as Y-input to SDS (Stage 2).
ML3Y3: Contents of M register is left shifted 3 bits and is used
as Y-input to SDS (Stage 3).
ML2Y3: Contents of M register is left shifted 2 bits and is used as
Y-input to SDS (Stage 3).
MLIY^: Contents of M register is left-shifted 1 bit and is used as
Y-input to SDS (Stage k).
3. General Gate Functions:
UHDY1: Contents of UH register is used as Y-input to SDS (Stage l)
PDYU: The borrow/carrier bits generated by the propagation logic
is used as Y-input to SDS (Stage k)
.
LMDM: Contents of LM register is directly transmitted to M register
LML8UM: Contents of LM register left shifted 8 bits and transmitted
to UM register.
LME8UM: Contents of LM register is right shifted 8 hits and transmitted
to UM register.
LMDUM Contents of LM register is transmitted to UM register.
LMDUQ Contents of LM register is transmitted to UQ register.
LHLUUH: Contents of LH register is left shifted k bits and transmitted
to UH register.
LHRUUH: Contents of LH register is right shifted h bits and transmitted
to UH register.
LHL8UH: Contents of LH register is left shifted 8 bits and transmitted
to UH register.
LHH8UH: Contents of LH register is right shifted 8 bits and transmitted
to UH register.
LHDUH: Contents of LH register is transmitted to UH register.
LQLUUQ: Contents of LQ register is left shifted k bits and transmitted
to UQ register.
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LQEUUQ: Contents of LQ register is right shifted
k bits and
transmitted to UQ register.
LQL8UQ: Contents of LQ register is left shifted 8
hits and trans-
mitted to UQ register.
LQR8UQ: Contents of UQ register is right shifted 8
hits and transmitted
to UQ register.
LQDUQ: Contents of LQ register is transmitted
to U« register.
LSL8US: Contents of LS register is left
shifted 8 bits and transmitted
to US register.
LSR8US: Contents of LS register is right
shifted 8 hits and transmitted
to US register.
LSDUH: Contents of LS register is transmitted
to UH register.
LSDUS: Contents of LS register is transmitted
to US register.
UHDM: Contents of UH register is transmitted
to M register.
UHDUS: Contents of UH register is transmitted
to US register.
UHDLH: Contents of UH register is transmitted
to LH register.
UMDXl: Contents of UM register is used as
X-input to SDS (Stage l).
UQDUM: Contents of UQ register is transmitted
to UM register.
UQDLQ: Contents of UQ register is transmitted
to LQ register
USDSl: Contents of US register is used as
S-input to SDS (Stage l).
TtoLS- The T-output of SDS (Stage H) is
transmitted to LS register.
ZUDLM: The Z-output of SDS (Stage k) is




The result of signed-digit subtracter is
in the SDS format, this
routine is used to convert it into the
conventional binary form, and the
assimilated result will be Z (at Stage k)
.
3. Formal Calling Sequence:
CALL ASSIM
-28-
k. Formal Parameter Description: None
5. Implicit Parameter Description:
The proper values for the bit-strings X, Y, S, N of SDS





To convert data in the SDS format into the conventional
binary form requires borrow propagation and one additional subtraction.
(1) The input X, S, Y to SDS (Stage l) and the negation
control signal N is passed to this routine by the calling program The SDSWll perform an addition or subtraction according to N.
(2) The borrow/carry bits are generated by the
routine 'PR0P'.
snq , q+ /
3) ^ °UtpUt T ' Z ' 0f SDS ^tage 1) win pass through
SDS (Stage 2 and 3) by simply setting Y = N = G = and X = Z, S = T.
(k) Fina11^ th e borrov/ Carry bits is used as the Y-input
of SDS (Stage k )
.








For floating point ADD, SUB, MPY and DIV, normalization of the
" """ 1S USUally needed
' »—'low or underflow ocours during the
normalization process, the bogus result indicator will be setted and PA register
•29-
*• i,r Tn this case FA is used to hold error
indicators
will "be set accordingly. I nx
t>
and return them to TP.
3. Formal Calling Sequence
CALL N0RM
k. Formal Parameter Description:
None
5 Implicit Parameter Description:
The UQ renter holds the fraction
portion of the floating numher
to he normalized, the exponent
portion is held in the tetany storage
(this location is used by all
subporgrams in this simulator).
6. Subroutines Used:
UQDLQ, LQLHUQ, LQRUUQ, SETB0G ,
LQL8UQ
7 l Operational Description:
7 1 1 UQ register holds the
fraction portion. If hit 5 through
„lt 8 all not zeroes, the UQ register
must right shift k hits and the
,, hP increased hy 1. (In multiplication,
hits 1-k is always
exponent will e c i
Zo due to a right shift to make space available
for the exponent in he
zero 6
exponent is greater than
ultimate result to he transmitted.)
If P
63 (in AU hardware, a 7-hit
adder is used,hut in the simulati
n, he best
a labia facility is a half word addition,
therefore II greater than^ 7
tested) overflow occurs. The BtfGUS
and 0V indicator will he set and
EUL
to all l's.
7.1.2 " bit 9 through bit 12 are
all zeroes, the UQ register is
to TTn a-rp all zeroes, UQ
left shifted until UQ are not
all zeroes. If UQ9_l6
re
is left shifted 8 bits , and the
exponent is reduced hy 2. If only
UQ
TTQ ,. le ft shifted U hits and the
exponent is decreased by
are all zeroes, U xs
x
^^^
1. In case of underflow (exponent
less than oh ,









- 1 then EUL (exponent of result) is set to all
l's; if UN = 1 then EUL is set to all O's. If any one of
the k indicators: 0V, UN, LSG, ID is on then the B0GUS
indicator will be set to 1. I„ case B0GUS = 1 the routine
'INDFA' will be used to set error indicators.
In case when bogus result is formed or when CPRA is performed
FA register no longer holds the flag bits of Operand A. FA
is used to hold error indicators and return to TP. The
corresponding bit in FA is set to 1 if the indicator is on















LSG (lost of significance)
ID (Invalid Data)
(7) TIMER : This routine is used to read out the internal cloch of IBM
360/75 during execution. The tiding of the simulation of one arithmetic
order may then he Known. The current time is printed in the following
format: HH.MM.SS.TTT's where H stands for hour, M for minute, S for
seconds and T for micro-second.
(ii) An overall flowchart of 'GATE' is provided
Symbols used in the flowchart are:
V: INBUS (50 bits)
M: M register
M











Y: Y-input of SDS, this symbol
is used for any one of the
k stages of SDS.






X- X-input to SDS, used for all
U stages of SDS
n " "
S: S- input to SDS,
N: Negation control of SDS
G: Interstage connection of SDS
T: T-output of SDS
Z: Z-output of SDS
P,B: Borrow/carry bits
II- Half-word integer holds
EUL
PA: Flag register, usually holds
the flag bits of operand A. In
case of bogus result it holds
error indicators.
GT: 'Greater than' indicator
EQ: 'Equal' indicator
LT: 'Less than' indicator
0V: 'Overflow' indicator
UN: 'Underflow' indicator
FM: 'Flag match' indicator
LSG: 'Loss of significance
indicator
ID: 'Invalid data' indicator
HH MM.SS.TTT: Hour .Min. Sec .
microsec
TIME: IBM 360/75 build-in function
to read internal clock
-32-
">( LHR4UH \*









Page: 3 of 9
UH = LS
US = LS
us 1-56 = LS9.64
US57-64












1 ^o = M5-64
Y 61-64 =
Y 1-59 " M6-64
Y60-64 =
Y 1-58 " M7-64
Y 59-64=°








T4DLS LS = T
GATE:
Page: 5 of 9
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GATE
Page: 6 of 9
s = US
M9-16 " v 21-28
M 17-23 = v 31-38
M24-32 ~ v 41-48
M33-39 " v 1 1-18
M40-48 " v 21-28
^49-56 = v 31-38
UH9.16 = ^21-28
UH 17 .24=v 31-38
UH 25-32= v41-48
UH33.40 = Vn-18
UH 41 .48 = V 2 l-28
UH 49-56 = v 31-38
UH 57.64 = V 41 .48
UH^s =V n . 18
UH 9. 16 = V 21 .28
UH 17-24= v 31-38
UH 25-32- v 41-48
UQ9-I6 = v 21-28
UQ17-24- v 31-38
u<525-32- v 41-48
UQ33.4O- v 1 1-18
UQ41 .48 :: v 21-28
UQ49-56" v 31-38
u Q57-64= v 41-48
GATE
Page: 7 of 9
UQ 1-8 =V1Ma
U Q9-16 =^21-28
UQ 17-24= V 31 .38
UQ 25-32 = V41-48
-39-
GATE
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GATE






























IV. The Signed-Digit Subtractor
1. Name: SDS
2. Functional Description:
The adder used in the Illiac III is
actually a signed-digit sub-
tracter It includes the facility fer
postponing borrow propagation.
It will perform both addition and
subtraction. The subtrahend is in con-
ventional binary form, the minuend is in
SDS format : each digit of the
minuend is of the form S.-X., where X. is
interpreted as a magnitude, 1 or
and S is a sign, - +. 1 -1. The output of
the subtracter is in this
i
same SDS format.











3. Formal Calling Sequence:
CALL SDS (X, S, Y, G, NEG, T, Z)
k. Formal Parameter Description:
k.l Input Parameters:
S: Sign of minuend digits
Magnitude of minuend digits
Subtrahend in conventional binary form
Gate on interstage connection (not a
propagation borrow/carry
NEG: Control to complement T




T: Sign digits of difference
Z: Magnitude digits of difference





Subroutines Used: The external variable PRINT is used to control the




Each stage of the signed-digit subtractor has 3-input and 2-output




This routine is used to evaluate the following equations
Ci= (S i +l Xi+l VXi+lW • G
T. = C. + NEG
i l
Z. = C. + (X. + Y.)
i i i l
i = 1, 2. ..6k (bits)
+ * module 2- sum.
(Exclusive
-or)
In case when S = X = 'l'B then T = T
Since all input and output parameters are defined as 6U-bit string
it is a straightforward bit manipulation.
Whenever this routine is called, the parameter PRINT will be checked,
If PRIHT-1, the bit-strings of X, S, Y, G, N, T, Z will be printed out.




Symbols used in the flowchart
are:
S: Sign of minuend in
SDS format
C. : ith to Jth hits
of C.




Sign of result in SDS
format
Magnitude of result in SDS
format
N: Negation control





. bles are fiM.it string
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PARAMETERS:
X,S,Y,G,N,T,Z
CC = C(S-X) I (X.yQ • G
\ '









This routine is used to generate
the borrov/carry digits, B,
which wiii he used to assimilate
the result oi SDS Tro, SD format
to conventual
format. B bits are defined as:
B = B . z. V T. . Z
(i = m, m._ 1
,...-0)
i-l i i x L
where Z. = ith magnitude bit
T. = ith sign bit
i = Number of the least
significant digit, in this
simulation. It is 6U.
3. Formal Calling Sequence:
CALL PR0P




A11 B T Z are defined as
external variables, so they don't
have
+ h„t B is changed after execution of
this routine,
to be passed as parameter, bu
n a
6. Subroutines Used: None
7. Operational Description:
7.1 English Text:
This routine is used to generate
the borrow bits, since B.
„ .on B the equation mentioned
above cannot be evaluated by
*
n suBSTR Qf pL/1 is
simple Pit-string manipulation.
The buna
used . It will evaluate every
bit of B by the equation from
the least .xg




Symbols used in the flowchart are:
B: Borrow bits (6U-bit string)
t bits of result from SDS
(6U-bit string)
Magnitude bits of result from SDS
(6U bit string)
BB , TT, ZZ: Temporary
storage (l bit)
B : ith bit of B
i
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VI. Arithmetic Orders , -
Every arithmetic order is simulated
separately. ADD, SUB and
CPRA are ^uite similar and will be
described in one section. There are
three types of data conversion: CYL,
CVF and CVD which will be expiated
in one section. MPi, DIV and P0LY
will be explained as individual
procedures
.








This routine is used to simulate
floating point addition, subtrac-
tion or comparison.
If the exponent of sum or
difference is greater than 63, over-
flow occurs. The bogus result
will be the maximum floating point
number
that can be represented, with correct
sign.
If the exponent of su^ or
difference is less than -ft. underflow
occurs. The bogus result will be
the minimum floating point number
that can
he represented, with correct sign.
If the fraction of sum or
difference is zero but the exponent is
not -ft, then loss of significance
occurs. The bogus will be zero.
+W* VQ GT LT or FM will be set according
to the
For comparison, the MJ, w. , iii u*
result of comparison.





k. Formal Parameter Description:
None
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5. Implicit Parameter Description :
The augend (minuend) is taken from UQ register, the addend
(subtrahend) is taken from UH register. The sum or difference is held in
UQ register. For CPRA or bogus results, FA holds the comparison or bogus
result indicators, otherwise FA is unchanged.
6. Subroutines used:
ASSIM, INDFA, LHBUUH, MR8UH, LMDUQ, LQfAuQ, LQR8UQ, MDY1




(1) The first operand (augend or minuend) is taken from the UQ
register (fraction). Its exponent is in EUU, the sign bit in SIGNA, and
the fiag bits in FA. For the second operand (addend or subtrahend), the
fraction is in the UH register, the exponent in EUM, the sign bit in
SIGNA, and the flag bits in FB.
<2) ThS lndlcatOT ^US, MIHUS or CPA is set according to whetherthe instruction is ADD, SUB or CPPA.
(3) DEXP is the difference n f +>,^ +,.~umerenc o the two exponents. When DEXP is
either greater than or less than 0, the sign of the result is predictable.
Predictable. Whenever the sign of result is predictable, the indicator SUB
wall set to 1. For CPRA, if SDB . 1, GT or LT can be assigned without




nvYP SIGNA = SIGN B Arithmetic Order SDB
SR
> Yes or No Any
1 SIGNA







SUB . 1 SIGNA
CPRA 1 SIGNA
J_
(U) After SDB and SR have been set, if DEXP > 13
then the second operand is too
small compared to the first operand. The result
(sum or difference) will be the
first operand, i.e. the result is the contents of UQ itself.
At point (1) for 0<DEXP^13, the second operand
will be right shifted
and DEXP will decrease accordingly until DEXP
=
.
(Aligned to the same
binary point)
.
At point (2) for -13<DEXP<0 , the second operand
will shift left, the DEXF
will increase accordingly until DEXP=0.
At point (3) for DEXP<-13, the result will be
the second operand, so the
contents of UH will be transmitted into UQ register by
passing through SDS
stage k.
(5) At point (U), the negation control NEG0
and N (SDS stage l) is set
according to the instruction invariant. The
equations implemented are:
NEG0 = (SIGNA ESIGNB) . ADD | (SIGNA © SIGNB) . (SUB|CPRA)
N = [(SIGNA E SIGNB) | (SIGNB =SR)] ADD








































TO = SIGNA £ SIGNB
Tl = (SIGNB £SR) I TO
TO = SIGNA0SIGNB
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FM = 1
u
Since NEG0 and N are defined to be 6U-bit strings, but both SIGNA and SIGNB
are 1-bit, temporary storage TO and Tl are introduced to set NEG0 and N.
(6) The result US © NEG0 is used as the S-input to SDS. The contents of
UQ register is used as X-input (UQDUM, UMDXl) and the contents of UH
register is used as Y-input to SDS, Stage 1. N is used to control add or
subtract and then the 'ASSIM' routine is used to perform the actual addition
or subtraction.
(T) In case when SDB = and SR = 1, that means the N set above is wrong.
So reset N just by its complement and repeat step (6).
(8) The assimilated result is in the UQ register. If the content of UQ is
0, the EQ indicator is set to 1. In case UQ = but EUL ^ then loss of
significance occurs, LSG is set to 1, and the routine 'INDFA 1 is used to
load FA.
In other cases, 'N0RM' is used to normalize the result. If over-
flow or underflow occurs during normalization, it will be taken care by
'N0RM' .
(9) For CPRA, FA and FB is compared to set FM.
The comparison is done by exclusive OR (A temporary storage, FP, of 8-bits
is needed to hold the result of the exclusive
-OR due to the restriction of
the implementation of bit manipulation in PL/l). GT and LT are set by SR.
Routine 'INDFA' is used to load FA.
7 • 2 Flowchart
Flowchart is attached.
Symbols used in the flowchart are:
PLUS: - 1 for ADD (l bit)
MINUS: = 1 for SUB (l bit)
CPR: = 1 for CPRA (l bit)
DEXP: Difference between EUU and EUM
SDB: Sign-Digit-Bypass, = 1 if SR is predictable.
II: EUL extended to 16 bit.
TO: Used to set NEG0. (l bit)













LSG: 'loss of significance'
indicator.
8. Error Condition:
of overflow the bogus result
is the maximum floating number
„ith correct sign. *or underflow,
the bogus result is the *™«
For lost of significance, the
bogus result is 0.
In case
se
number with correct sign.
6.2 Multiplication:
1 . Name : MPY
2 Functional Description:
This routine is used to simulate
the fixed point and floating
point
multiplication. 31
For fixed point Multiplication,
if the product is greater tt«2 -1
orless than -2*. an overflow will
occur. The result returne
T will
. „n -i-ino i^n^t significant bit in
have the most significant bits
in UQ^, the leas Sl
For floating point numbers
, if the exponent of the
product is
than 63 an overflow will occur.
The bogus result will bb the
greater bj, n correct
sented, with correct sign bit.




S Implicit Parameter Description: _
"
I! multiplier and multiplicand
are ta.cn fro, « and », registe
(expo„ent in EUU and BUM),
respective!,. Signs.are ta*en fro,
SIONA
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The exponent of the product is in EUL, the fraction in UQ and
sign in SR.
6. Subroutines Used:
UHDLH, LHR8 UH, UHDM, UQDLQ, UMDX1 , SDS , USDS1 , MLTYL, ML6Y1
,
ML5Y2, MLUY2, ML3Y3
, ML2Y3, ML1YU , MDYh
, TUDLS, ZUDLM, LQR8UQ,
LSR8US, LMR8UM, MEXTPRE , LSDUS , LMDUM, ASSIM, N0RM, B0GUS, LMDUM.
7. Operational Description:
7-1 English Text
(1) Sign of the product will be the exclusive 0R of the sign of
the multiplicand and multiplier (SIGNA © SIGNB).
(2) For floating point number, as at point (l) the fraction of
the multiplier is in the UQ register, the exponent in EUU. The fraction of
multiplicand is taken from UH register with the exponent in EUM register.
If either the multiplicand or multiplier is zero, the product
will be zero.
The exponent of the product is the sum of the exponent of multi-
plicand and the multiplier. (II is the sum of exponent extended from 7-bit
s
to l6-bits. Since the first bit of EUU and EUM are sign bits, 128 must be
subtracted): If II> 63 overflow occurs. If II<-6h underflow occurs.
The multiplicand is transmitted from to UH register to the M register. The
total multiply cycles needed is 7.
(3) For fixed point multiplication, the multiplier is taken
from UQ register, bits 33 through 6k; the multiplicand is taken from UH
register bits 1 through 32.
In order to share the same logic as for floating point multiplication,
the UH register is right shifted 8 bits because for floating point case, UH
contains all zeroes in the first byte for positive multiplicand. For
negative multiplicand, bit 1-8 of UH must be set to 1, as shown at point (3).
The multiplicand is then loaded into M register from UH register.
For short fixed point multiplication, the multiply cycle needed is 2; for
long fixed point, it is k.
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h* following steps are common for both floating
(It) From here on, the l i u
o- v
point number and fixed point
numbers.
too is a counter for the
number of multiply cycles which
have
been completed. NCC is the
number of cycles needed.
The Multiplier Recede box
is simulated as a bloc,, to
evaluate
„128X> Zl «£ -n*. - BX, ^, -«. M.1X and HO ,1, ». .3, *.
The equations for these
signals are listed in the flowchart.
(5 , The UM register
holds the intermediate results.
The output
„ • MY128X MY61.X etc. , used to
determine how many bits
from the Recorder. ,
N>
^
* ~-r m rPffi ster has to be left shiixea
<uiu
to the SDS < tage 1 g ^^^ ^ ^^^^^ Qf ^
neSa
T !trough wh ch determine whether the multiple is added
or
SDS (stages 1 througn hj
subtracted. This is shown from
point (U) to (5).
(6 ) The results fro,
the Uth stage of SDS (T,Z) are
right shifted
8 MtB and transmitted into
US and UM register. The
contents of UQ
register are also right shifted 8
bits.
+ »* fvnm step (U), until NCC cycles
( T ) The multiply
cycle is repeated ro , ;,
have been completed. int
(8) After NCC cycles have
been completed, for long
.„ be performed. The contents
of LS and LM are
only, no right shifting
will
as &t point (6 ).
directly transmitted into US
and UM registers respectively
(9) For floating
point only, the routine
MEXTPRE is called to
assure the precision of the
product.
it in US and UM registers is then
assimilated by
(10 The result b a
un 6
4- i ,vF qns Stage l) and Y-input to 0.
But
4.4.- „ KVCd and N(Negation control of SDS,
bx x,
setting NEG0 a a\a tS
_
addition is
ln case of floating Point
operaton -
^ ^ ^^ ^ ^
needed. This may Wo
^ rQutlne . The asslmilat
ed result
rrr:^; raster :^ ~— ™—
* <*>•
-58-
(11) For floating point numbers, the routine 'N0RM' is used
to normalize the product.
(12) In the case of short fixed point numbers, for negative products,
the Uth byte of UQ must all be l's. For positive products, the l*th byte of
UQ must all be 0*s, otherwise overflow occurs.
(13) In the case of long fixed point numbers, for negative products,
byte 0-3 of UQ register must be all l's, and for positive product they
must all be 0*s, otherwise overflow occurs.
(1U) The routine 'SETB0G' is used to set B0GUS indicator and
load FA with error indicators in case of overflow or underflow.
7 • 2 Flowchart
:
The flowchart is attached.
Symbols used in the flowchart are:
SR: Sign of product (7 bit)
SIGNA: Sign of multiplier
SIGNB: Sign of multiplicand
NT: Number type
EUU: Exponent of multiplier
Exponent of multiplicand
Exponent of product
Extend EUL from 7 bit to 16 bit halfword.
NCC: Number of multiply cycles needed.
ICC: A counter for the multiply cycle being completed
MY128X, MY61+X, MY32X, MY16X, MY8X MYl+X, MY2X, MY1X:
Results from Multiplier Recoder to determine the shifting
of the M register.
NO, Nl, N2, N3, Nl+: Results from Multiplier Recoder to set
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MY128X = (UQg7 UQ58 UQ 59 )| (UQ57 UQ58 UQ 59 )
MY64X = UQ S8©UQ 59
MY32X = (UQ59 UQ60 UQ61 )| (UQ 59 UQ60 UQ61 )
MY16X = UQ60©UQ61
MY8X
= (UQ6 , UQ62 UQ63 ) | (UQ61 UQ62 UQ63 )
MY4X = UQ62 ©UQ63





N3 = UQ61 ©UQ63
N4 = UQ63
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X, Y, S: X, Y and S is put to
SDS respectively. (Same name used
for all U stages of 3)S).
N . Negation control of SDS,(Same
name used for U stages of SDS)
T , z: T and Z output of SDS.
(Same name used for all U stages of
SDS).
* i ^ +h^ R-intmt to SDS for the first stage







SETB0G: Routine to set B0GUS
indicator and FA.
MEXTPRE: A local procedure to
improve the precision of product
FA : Normally holds the flag
hits of the multiplier. In case
of




8. Error Conditions: None
9. Internal Procedures
Defined in this routine:
MEXTPRE: For floating point
multiplication only, at the end of
the last multiply cyole, U hits
are evaulated by the equations as
listed in the flowchart. These k
hits will replace the last k
hits of fraction after normalization.
So that the precision of
the product remains to be 6H
hits even after left shifting.
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6.3 DIVISION
1. Name: DIV - Another entry name is CVDDIV, which is used by
CVD only.
2. Function Description: This routine is used to perform either
floating point division or fixed point division
. For fixed
point division if the divisor is zero, an error will occur. The
0V will be set, and the bogus result will be 231-1. For non-
bogus cases the remainder is in the UQ register, bits 1-32 (with
sign), and the quotient is in the UQ register, bits 33-61+ ( with
sign).
For floating point division, if the exponent of the
quotient is greater than 63, or division by zero occurs, an over-
flow will occur. The bogus result will be the maximum floating
point number that can be represented (with correct sign). If the
exponent of the quotient is less than
-6k
, an overflow occurs,
the bogus result is the minimum floating point number that can
be represented (with correct sign).
A special use of this routine is defined by the name
•CVDDIV. In this case, part of the fixed point division logic
is used. The divisor is always 10 and only the remainder will
be assimilated. The quotient remains in so-called SD format.
The sign of the quotient will be the Exclusive 0R of the sign of
the dividend and divisor. For fixed division the sign of the
remainder is the same as the dividend.
3. Formal Calling Sequence - CALL DIV or CALL CVDDIV
k. Formal Parameter Description: None
5. Implicit Parameter Description: The UQ and UH registers are used
to hold the dividend and divisor (the exact position will be
described for each case in the following section). Since this
routine will be used by CVD, there are two parameters which
must be declared as external variables to communication between
routines. They are NCC and NEGR. NCC is the number of divide
cycles needed. NEGR is an indicator, which if set to 1, means
the quotient must be decreased by 1.
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Subroutines Used: ASSIM, LHLUUH, LHL8UH,
LHKoUH, MDM, IM>UM, IMHQ.
LML8UM, LQLUUQ, LQL8UQ, LQRHUQ, LQB8UQ,
LSDUS, LSL80S, MDY1 MDYU
ML1YU, ML2Y3, ML3Y3, MLUY2, ML5Y2,
ML6Y1, MLTY1 N0RM, SDS, TUDLS, TIMOR,
UHDLH, UHDM, UHDUS, UMDX1, WL«, UQDUM, ZUDLM.
Operational Description:
7.1 English Text
1) For floating point division,
the fraction of the dividend
is taken from the UQ register, the
exponent from EUU and the
sign from SIGNA. The fraction of
the divisor is taken from
UH register, the exponent from
EUM and the sign from SMB.
2 ) For fixed point division,
the dividend is in the UQ register,
bytes 0-3. The divisor is in both UQ
register bytes M
and UH register bytes 0-3- In this
case, if both dividend
and divisor are both positive
numbers, no complementation is
needed and the UQ register bytes k-1
are cleared so that
the dividend and divisor are in
their proper position, UQ
byte 0-3 and UH byte 0-3 respectively.
3 ) For the portion of the
fixed divide logic shared by CVD
(entry point CVDDIV), the dividend is
in SDS format and
loaded into UH/UQ registers. The divisor
is always 10 and
has built-in logic. The M-register
is not used by the
divide logic.
_
U) For floating point division,
zero dividend and Zero divxsor wUl
first be checked. No division
cycle is needed. Otherwise the
exponent of quotient will he the
difference of EUu and BUM.
The sign of quotient will be the
exclusive «R of SIMA and
SIGNB.
The divisor is loaded into
M-register. The
dividend is loaded into UM register.
The partial quotient
in SD format will be kept in UH/UQ
register.
In the model division used in
Illiac III, the
range of the divisor is less than 1
and greater than or
equal to 1/2. Therefore the
M-register must be normalized
to satisfy this requirement as
at point 1. The number of
division cycles needed for floating
division is 7-
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The routine 'DIVID' is used to perform the necessary
division cycles. Since the quotient is in SD format, it must
be assiminated into the conventional binary format by using
the routine 'ASSIM'
.
Since the divisor has been normalized (left
shifted) into the range 1/2 <_ divisor <1, the quotient must
be right shifted the same number of bits (as from point 2
to 3) before the normalization of the floating quotient by
using "N0RM 1 .
If any overflow or underflow occurs, the routine
•SETB0G' is used to set B0GUS and load FA.
Finally^the exponent of the quotient is in the
UQ register, the exponent in EUL and the sign in SR. For
bogus results, the error indicator is in FA, otherwise FA
is unchanged.
5) For Fixed Point Division
For either negative dividend or negative divisor,
the complement of UQ register is required, as in point k to
5- Before divide cycles begin, the dividend is in UQ
register bytes 0-3, the divisor in UH register bytes 0-3.
In order to share the same divide logic as
floating point division as well as to decrease the number
of divide cycles needed, the UH and UQ registers are left
(or right) shifted to fulfill the requirement. The actual
number of division cycles needed will be one plus the
difference of number of left shift 8 bits needed by the
divisor and dividend.
As in floating division, the divisor (UH) is
loaded into M; the dividend (UQ) is loaded into the UM
register. UH/UQ registers are used to hold the quotient
in SD form. The 'DIVIDE' routine is used to perform the
divide cycles needed.
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After the divide cycles are completed,
the remainder is the T.Z
output of SDSH in the SDS format.
It must he assiminated into conventional
binary form. Since the quotient may
he 1 greater than the actual quotient
4ue to the model division used,
the remainder must he added to the divisor
to get to correct remainder if NEGR
is set to 1. Since the remainder must
be of the same sign as the dividend,
for negative dividends, complementation
is needed.' In either case, another
assimilation of quotient is needed.
Next the quotient must he assimilated
(the remainder is moved to
UQ register hyte 0-3). If NEGR is set
to 1, the quotient is decreased
hy 1
before assimilation as from points (6)
to (?).
Since the dividend and divisor have
been shifted to fulfill the
requirements of the model division, so
the remainder and quotient must he .
shifted to obtain the correct result.
Finally, the remainder and quotient
are in the UQ register hyte
0-3 and byte M respectively.
(6) For fixed division used by
CVD
Starting at the entry CVDDIV. the NT
is used to determine vhen to
exit from the fixed division routine.
The only difference is that the
dividend is in SD format and is
taKen from the UH/UQ registers. The
M-register is not used by the 'WT*
routine. The division is assumed to
be 10, and a special set of shift ng
logic TENL7Y1, TENL6Y1, TENL5Y2,
TENLte, TENL3Y3, TENL2Y3, TENL1YH
and
TENDYl. are used instead of the M-shifting
logic.
Only the remainder is to he assimilated;
the quotient is in the SD





Symbols used in the flowchart are:
NCC: No. of division cycle needed (external variable)
ICC: A counter for the no. of division cycle have been completed.









= 1, " " " » 3 bits
X,Y,S: X,Y, S input to SDS (same name used for all k stages of SDS)
N: Negation control for SDS (all k stages)
T, Z: T, Z output of SDS (all h stages)
NDRR8: =1, if in fixed division, the UQ, UH registers have been







Number of times, UQ register has been left shifted 8 bits
" UH '» " »» »« »» ». v.
Number of times, UH and UQ registers have been left
shifted k bits.
Number of times, UH and UQ registers have been left
shifted 1 bit.
= 1, if quotient has to be subtracted by 1.
Floating Point Division: For overflow, bogus result is the maximum
which can be represented (Sign of the result = Sign of the Dividend).
For underflow, bogus result is the minimum number which can be
represented (Sign of the Result = Sign of the Dividend).
Fixed Point Division: For division by 0, the remainder will be 0,
and quotient will be 231-1.
Internal Procedures Defined
(i) ASSIMQD: This routine is used to assimilate
ASSIMER: the quotient (in register UH/UQ) from SD format to
conventional binary form. The NEG0, US, N and Y must
be set before this routine is called. The flowchart
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NT = V8 .9
IV =v4 .7













Since numbers when entered into the machine are
normalized base 16 , and the SRT division algorithm
requires M >_ 1/2, it is necessary that contents of M be
















Reshifting of quotient due to initial
scaling


















NEG0 33 .64 = 1
US33 = 1
DIV
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^
Negation of Divisor and/or
Dividend if divisor and/or
dividend are negative so that
the same algorithm may he used
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UQDLQ \ NDDL8 =
NDDL8 + 1LQL8UQ /
UHDLH \ / UQDLQ \


























Y = 0, N =1
US
US + NEG^
^ (Add 'zero' to send remainder
to propagation logic)
ASSIMRE


























DIVSCC = 1 DIV
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EVALUATE D,, D2 , D, ,
GET QM,^, QS,^
GET QM 3 .4 QS3 .4
GET QM5.6 QS5.6
GET QM7 .8 qs7.8
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ASSIMIRE
Page: 1 of 1
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(ii) LMDUQ3: This routine is used by fixed division
UQ
l-32 * ™L-3«
(iii) LMDUH7: This routine is used by fixed division UH = LM1-32 1-32




«2-6U UQ . C „o5=0














(viii) Shifting logic used by CVD DIV only
TENLTY1: Yg, Y^ = 1, other bits of Y =
TENL6Y1: Y
, Y = 1, " " "
TENDY1: Y
, Y =1, " " »'
TENL5Y2: Y,
, Y, = 1, " " "
TENIAY2: Y






= 1, " " »
TENL2Y3: Y
, Y = 1, " " »
TENL1YJ+: Y
fi




, Y =1, " " "
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(ix) DIVID
This routine is used to perform
KCC division cycles. Each
division cycle requires stepping
through U stages of SDS.
(a) The routines DODMD, D1DMD,
D2DMD, D3DMH are used to get the
6-hits which will he used hy the
M0DIV for each stage of SDS ,
(h) Then M0DIV (Model Division)
is called,
(c) The output for Model
Division:
m 2 are used
to determine the shifting of M
register in
Stage 1 of SDS (or TEN shift for
CVD)
QM L for stage 2
of SDS
^5,6 3
QM o for stage k of SDS
- 4-^ eo+ thp negation control of SDS1
.
QS are usea to set ne ga.oj.u
SDS2
QS






. (d) For each step in a
cycle (except in the last SDS of
the last
cycle of fixed division), the
overflow due to SDS is detected
and the
Y
. + +n i Then in the M0DIV, if NFBM
= 1 the first bit of
indicator NFBM is set to 1. I
m *
PS will he negated to correct
the overflow.
(3) For the routine -M0DIV'
,
flowchart is attached.




DIVSCC: No. of stage of SDS
(0-3)*





to get Wl.8 QS..8
LDQMST8 J
6.k Data Conversion
All routines used for data conversions are grouped in one
routine, 'C0NVS'. There are three types of data conversion: convert
to long fixed point number (CVL), convert to floating point number (CVE),
and convert to decimal number (CVD). These are described in the following
sections. Also three auxilary subroutines: 'DVB', which is used to
convert decimal digits into binary bits;
' C0MPL', which is used to
algebraicly complement the contents of the QUQ register; and 'FL-N0RL-FX'
,
which is used to align the floating point no. into double word fixed
point form will be described. Since some subfunctions are common to CVL,
CVF, and CVD, one overall flowchart for data conversion is provided.
Reference points used in the following section is marked by N in the
flowchart
.
Page 1-3 of the flowchart are for CVL. Pages U-5 for CVF,
pages 6-9 for CVD, pages 10-11 for DVB, page 12 for C0MPL, and page 13 for
FL-N0RL-FX
.
The symbols used in this chart are:
V: INBUS (50 bits)
NT: Number type (2 bits)
DEC: Decimal (for NT = '11')
FL: Floating (for NT ='10')
I0PI: A storage buffer to store the converted number in
conventional binary form.
D0PI: A buffer to store the number to be converted in IBM. 360/75
decimal form.
F0PI: A buffer to store the number to be converted in floating
point form.
DVB: A routine to convert decimal digits (in UQ) to binary bits
ASSIM: A routine to convert SDS format to conventional binary
form. For detail see the write up "GATE 1 .
II: Extends the exponent of a floating point number from 7 bits
to a half word integer.
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SETB0G: A routine to check 0V, UN, LSG or
ID set up B0GUS




ITEMP: Temporary storage s
NDDL8: Temporary storage to store the
number of times UQ and UH
registers being left-shifted 8 bits.
ICC: A temporary count.
UH, UQ, LH, LQ, US, LS, UM, LM: Registers
(6U bit)
FA: Flag register (8 bits)
SIGNA, SIGN B, SR: Sign Register (1
bit)
0V, UN: Overflow, Underflow indicators.
X / Y5 S: mputs to the signed-digit-subtractor
(same name used
for all h stages of SDS)
NEG0: Negation control for S-input to
SDS (Stage l).
N: Negation control for T-output of
SDS. (Same name used for
all U stages of SDS).
T Z: Outputs of the SDS (all U
stages).
CVDDIV: A routine to
perform the division (by 10). ^Used by
CVD
only. For detail see the write-up
for 'DIV'.
LHLUUH, LHL8UH, LMDM, LMDUM, LMDUQ,
LQLHEQ, LQL8UQ, LQRUUQ,




UHDUS, UMDX1, UQDLQ, UQDUM, USDS1 , lUDLM:
All are routines
defined in 'GATE".
NCC: Number of division cycle needed.
This will be set by
'CVD' and used by 'CVDDIV'
NEGR: =1, Quotient should be subtracted
by 1. This is set by









This routine is used to convert either a floating point
number or a decimal number into a long-fixed point number
(full-word). If the converted fixed number is greater than
(2 -1) or less then (-2 ) , an overflow will occur, and
the result returned to TP will be the low-order 31 bits with
correct sign bit.
3. Formal calling sequence
CALL CVL
h. Formal Parameter Description: None
5. Implicit Parameter Description:
Instruction variant (IV), number type (NT) will be used in
this routine, the number to be converted is taken from UQ
register (exponent in EUM for floating point number). Later
on, UQ register will contain the converted number. In case
of bogus result, FA contains the error indicator.
6. Subroutines Used:
DVB, UQDUM, UMDX1, USDS1, ASSIM, SDS, Z^DLM, LMDUQ, UQDLQ,
LQE8UQ, LQL8UQ, LQLl+UQ, C0MPL
7. Operational Description:
7-1 English Text:
There are two types of CVL: floating point to long-
fixed point number and decimal to long-fixed point number.
For floating point number NT = '10', for decimal number
NT = '11', NT is the 8th and 9th bit of the V(lNBUS).
IBM 360/75 data conversion is also performed for the
comparison of results,
i) Decimal to long-fixed point number
1) The number to be converted is stored inUQ
register bit 9 to bit 6k. The sign of that
number is in Sign A.
2) First DVB is used to convert the decimal
digits into binary bits and right adjusted
in UQ. If UQ
X_32
is not all zeroes, overflow
occurs and 0V indicator is set to 1.
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3) If the number to be converted
is a negative
number, it must be complemented (put in
sign-
magnitude form) before return to the TP by
setting the US register equal to all
zeroes
and calling the routine 'C0MPL'
.
U) In case of overflow, the routine
'SETB0G' is
used to set the B0GUS indicator, and
to load
FA with error indicators.
(ii) Floating Point to Long-Fixed
Point Number
1) The number to be converted is
stored in UQ
register, bits 9 through bit 6U. Exponent
bits
are in EUM; the sign bit in SIGN A.
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2) As at point 2, ' II ' is the exponent in the
integer form. (halfword). (Since EUM is 7
bits long and the first bit is the sign bit,
when it is converted to a l6-bit integer, 6k
must be subtracted.
)
3) For any floating number whose absolute value is
21less than 1 or greater than 16 (overflow).
The converted number will be 0.
h) For any floating point number whose absolute
value (x) is l6 8 < |x| < i621
, overflow will occur,
The converted number is the low-order 31 bits with
correct sign bit.
5) The converted fixed point number must be right
adjusted in UQ register, if exponent equals lU
,
no shifting is required, for exponent less than
ll+, the contents of UQ register must shift right,
otherwise shift left. As at point 3, the
routine * FL-N0RL-FX ' is called.





point k is used to detect the overflow
^1
case for +2 ).
7) For negative number, the result must be the
complement, same as in 'convert decimal to
fix' .
7-2 Flow Chart
Pages 1-3 of the flowchart for 'C0NV is for CVL. The symbols used in
the flowchart are listed under Section 6.1*.
8. Error Condition :
In case of overflow, B0GUS indicator will be set. FA register is used
to hold the error indicator.
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6.1+.2 Convert to F > ™+ ^ff Point Number
1 . Name : CVF
2 Functional Description:
This routine is used to convert
either a fixed point numher (both
long and short) or a decimal number
into a floating point number.
3. Formal Calling Sequence: CALL
CVF
14 Informal parameter description:
Hone
5 Implicit parameter description:
The number to be converted xs
tsicen from UQ register, sign from SIGHA.
The converted number
will he stored at UQ register,
exponent part in EUL and sign xn
BR. FA contains the flag hits of
the number to be converted
and is unchanged.
6. Subroutines used: DVB, UQDLQ,
LQL8UQ, LQLUUQ, LQR8UQ, USDBl.




i) Convert decimal to floating
point number
!) The number to be converted
is in UQ register bit
9 through 6U, the sign bit is
in SIGNA.
2 ) The routine 'DVB' is
used to convert the decimal
digits in UQ register into binary bits
and right
adjusted in UQ.
3) Since the maximum decimal
number is lU digits long
when converted to a floating point
number, the
maximum exponent is lU. The fraction
part of a
floating point number must be
normalized (bit 9-12
not all zeros )
.
ii) Convert
The routine 'N0RM' is then called
to normalize the
contents of UQ. The sign of the
converted number is
in SR.
iii) Fixed noint number to
floating point number
1) The number to be converted
is taken from UQ
register bit 1 through bit 32. In
order to share
the same normalization logic as
in (i), the con-
Bj tents of UQ register is right shifted 8 bits.
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2) Then, bit 9 of UQ is the sign bit. For negative
number, it must be complemented before normalize
tion. Since bit 9 is the sign bit, bit 9 of US
register will be set to 1, and the other bits of
US set to 0. The subroutine 'COMPL' is then
called.
3) The fixed point number is between -231 and
31
+(2 -1), therefore after conversion the maximum
possible exponent is 8. So by setting 11=8 and
using the routine 'N0RM'
, the fraction portion
of converted number will be normalized in UQ and
the correct exponent formed in EUL. The sign
will be in SR.
7.2 Flowchart
Page h-5 of the flowchart for *C0NV' are CVF.
8. Error Condition: None
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6.U.3 Convert to Decimal
1 . Name : CVD
2 Functional Description:
This routine is used to convert
either a fixed point number
(hoth short and long) or a floating
point number into a
decimal number (Illlac III format). In
case of overflow,
the bogus result will be the low
order lU digits.
3. Formal Calling Sequence: CALL
CVD
k Formal parameter description:
None
5 implicit parameter
description: The number to be converted
i.
taken from UQ register (exponent in EUM).
The converted number
is in UQ register bit 9 through 6k,
sign bits are in UQ bxt
1-8 in case of overflow, FA contains
the error indicators,
otherwise FA is unchanged. ICC, the
no. of division cycles,
will be set by this routine and
used by 'CVDDIV'; NEGR will
he set by ' CVDDIV ' and used by
this routine.
6. Subroutines Used: C0MPL, UQDLQ,
LQRUUQ, LQR8UQ, LQL8UQ, SDS,
LHL8UH, LHLUUH, CVDDIV, MUM, ZUDLM, LMDUQ
7. Operational Description
7.1 English Text
In order to convert a fixed point
or floating point
number to a decimal, first thing
is to left adjust the
binary bits in UQ register, then divide
it by 10. The
portion of fix-division in the 'DIV'
routine can be
used for this purpose, the entry
name is 'CVDDIV'. The
only difference is that the M
register is not used xn
CVDDIV and only the remainder will
be assimilted, the
quotient is in the SDS format.
Since in fix-division the sign of
remainder
is the same as the dividend, but
in CVDDIV, the remainder
is always positive. In order
to eliminate the effect of
SIGNA (which contains the sign of
dividend), the sxgn
is temporarily kept in SR and
SIGNA is set to 0, as shown
in point 7-
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1) For a fixed point number, the number to be converted is in
UQ register bit 33 through 6k , and bit 33 is the sign bit.
For negative number, it must be complemented before con-
version. By setting bit 33 of US register to be 1, other
bits to be 0, NEG0 to 1 and then calling the routine
'C0MPL', the complemented number will be in UQ bit 33-6U.
2) For a floating point number, in order to share the same
logic of CVD as for fixed point number, the fraction part
of that floating point number will first be right adjusted
as fixed point number by using the routine * FL-N0RL-FX '
.
Since the decimal number can have only 1*+ digits, if
the absolute value of the floating number to be converted is
ikgreater than 10 -1, an overflow will occur and 0V is set
to 1.
3) From here on, the following steps are common for both fixed
point or floating point conversion. ND is a counter for the
number of decimal digits which have been formed. If
ND > lk, the conversion process will terminate.
k) The contents of UQ register will be used as dividend and
divided by 10 using 'CVDDIV. The decimal digits are generated
from the least significant to the most significant.
5) The remainder after each division is a decimal digit. The
M register is used to store the converted decimal digit.
Every time a division is completed, the contents of M
register will be right shifted k bits, the new remainder
(bit 9-12 of LM register) will be inserted into bit 9-12
of M, as shown at point 8.
6) The quotient formed in UH and UQ register will be used as
new dividend. The steps (3) - (6) will be repeated until
either ND > lk or the UQ register is zero.
7) The SR, which contains the sign of the number to be converted,
is used to set the sign of result. For positive numbers, bit
5-8 of UQ is set to 1010, for negative numbers it is set to
1011.
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8) Steos (8) - (10) will describe
the detail of division.
Since for the Model Division used in
the Illiac III, the
dividend is aligned between 1/2 and 1.
In order to use
the model division, the contents
of UQ, UH register must he
left shifted accordingly, as shown
at point 9-
9 ) HOC is number of division
cycle needed. This parameter will
he used by the routine 'CVDDIV.
To save execution time,
no parameter will be bended, so
NCC must be declared as an
external variable in routines 'CVD',
'DIV and 'AUSIM'
.
10) After the division is completed,
the indicator NEGR is set
Dy CVDDIV . If NEGE = 1, the
quotient (in UH and Uft) must
oe subtracted by 1, as shown at
point 10, but not assimilated.
7 . 2 Flowchart
Pages 6-9 of the flowchart of
'C0NVS' are for CVD.
8 Error Condition:
In case of overflow, the
bogus result is the low order lU
drgrts wxth
correct sign bits. The tfV. B0GUS
will be set, EA contains the error
indicators.
9. Local Procedures:
LMRUM: The contents of LM
register are right shifted U hits
and
transmitted into M register.
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6.k.k Procedure-Routines Defined within 'C0NVS'
i)
1
• Name : DVB
2. Functional Description: This routine is used to convert the
decimal digits, stored in bits 9-64 of UQ register, into binary
bits, which are right adjusted in UQ. This routine will be
used by CVL or CVF whenever the number type is decimal.
3. Formal Calling Sequence: CALL DVB
k. Formal Parameter Description: None
5. Implicit Parameter Description: None
6. Subroutines Used: UQDLQ, LQL8UQ, LQL4UQ, USDS1, UMDX1 , SDS,
ML3Y3, MLlYii, LMDUQ, LSDUS, ZUDLM, LMDM, ASSLM.
7- Operational Description:
7.1 English Text
1) The decimal digits to be converted are kept in UQ
register, bits 9-64.
2) At point 11, for all zero decimal digits the converted
binary bits are also zero.
3) For decimal digits other than zero, the maximum number
of digits to be converted is lk. ICC is a counter.
h) At point 12, UQ is left shifted to eliminate leading
zeros, ICC is decreased accordingly.
5) Now, the decimal number is in the form: XX X0' 1'
' ICC
starting from bit 5 of UQ; where X stands for one
decimal digit, X
Q
is most significant digit, and X
is the least significant digit.
This routine is to evaluate the following
equation: ( (
(
(Xq ) .10+X^ .10)+X
2 )
. 10+...).10+X
6) The most significant digit is taken from bits
'
5-8 of UQ register. M register is used to store the
intermediate result. Initially M register contains
X
Q . Bit 9-12 of the UQ register will be transmitted
to bits 61-64 of UM register. Then the intermediate
result (M register) is multiplied by 10 and added to
the contents of UM register (by left shift M register
hy 3, then by l). The new intermediate result is
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kept in M register again, as shown from
point 13 to
lU.
T ) If more decimal digits
remain to be processed, the
contents of UQ register are then left shifted
k bits.
Step (6) is repeated until all decimal
digits have
been processed.
8) The converted binary bits are
right adjusted in the
UQ register.
7.2 Flowchart
Pages 10-11 of the flowchart 'C0NVS'
are for DVB.
8. Error Condition: None
(ii)
1 . Name : C0MPL
2 Functional Description, This
routine is nsed to complement the
contents of UQ register. This routine can
be called by CVL,
CVF and CVD.
3. Formal Calling Sequence: CALL
C0MPL
k Formal Parameter Description:
None
5 . implicit Parameter
Description: US and HGG0 must be set
by the
calling program before this routine
is called.
6. Subroutines used: USDS1, UQDUM,
UMMQ. ASSIM, ZtoLM, LMUQ
7. Operational Description:
7.1 English Text: .
US and NEG0 are set by the calling
program, the exclusive OR
of these two is used as the S-input
to Signed-digit subtractor
(SDS). UQ is used as the X-inPut to SDS:
Y and ffiGl are set
to 0, then the assimination routine
'ASSIM' is called.
Finally the complimented result is
put back into UQ register.
7 . 2 Flowchart
Page 12 of the flowchart 'C0NVS'
is for C0MPL.
8. Error Condition: None
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(iii)
1 Name: FL - N0RL- FX
2 Functional Description:
Whenever a floating point number is
to be converted to a double word
fixed point number (right
adjust), this routine is used to right
shift or left shift
the contents of UQ register according
to the exponent of
the floating point number.
3. Formal Calling Sequence: CALL
FL-N0RL-FX
k Formal Parameter Description:
Hone
5 implicit Parameter
Description: II, the exponent of
the
floating point number to be converted,
is used as the key for
shifting in this routine. The
exponent is extended into 16
"bits and stored in II.
6. Subroutines used: UQDLQ,
LQR^UQ, LQR8UQ, RQL^UQ, LQL8UQ
7. Operational Description:
7.1 English Text
The function portion is stored
in bits 9-6* of UQ register,
therefore when the exponent equals
lU, no shifting is
required. If exponent is less
than H, UQ register must
right shift (lfc-HP)«l. bits.
If exponent is greater than
1U, UQ register must be left shifted
(EXP-lUX* bits.
7 . 2 Flowchart
Page 13 of the flowchart of
'CONVS' is for this routine.
8. Error Condition: None
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VII. How to Use the Simulator
7.1 Execution of the Simulation
The execution starts at the main program 'AUSIM 1 . The flow of
execution is determined by the input data deck, so the set up of the data
deck will be described first.
(a) The first item to be read in is
PRINT = X
;
X may be either or 1, means to skip the print out of
SDS routine. It is data-directed input and thus may start at any column n
and must be terminated by a semicolumn ' ;
'
.
(b) Seven items must be read in. They are list-directed and
separated by comma ',', or blank(s):
Item 1 is IV : *XXXX' B
Item 2 is NT; 'XX' B
Item 3 is an indicator IND X
X = means items k and 6 are in conventional format.
X = 1 means items k and 6 are in the internal bit representa-
tion of Illiac III.
Item k is the first operand
IND = Conventional fixed, floating or decimal no.
IND = 'XXXXXX' B
6k bits for FL, DEC
32 bits for long FX
16 bits for short FX
Item 5 is the flag bits of item k 'XXXXXX' B
8 or k or 2 bit
Item 6 is the second operand. It should -be in the same form as item k.
Item 7 is the flag bits of item 6. 1+ should be in the same form as item 5.
(c) Repeat (b) as many as needed.
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7.2 Modification of the Programs
Almost every routine in this simulator
is concerned with bit
manipulation, therefozewhen any program needs
to he changed, the data type
and length of data involved in both
sides of the assignment statement must
be considered. The PL/1 built in function
SUBSTR, when used in the left
hand side of an elation, sometimes didn't
worx as expected at present Ume.
some additional statements in this
simulator (for example, temporary
storage) is just to avoid this trouble. When
change, involve SUBSTR, be
very careful.
To save execution time, with all
routines except SDS, there is
no parameter binding at execution time
when the program is called. All
variables (registers, counters, indicators)
needed for communication between
sub-programs are declared as EXTERNAL in
both the sub-programs involved
as well as in the main program AUSIM.
The main program has to have all
«,, EXTERNAL variables, declared in
the subprogram directly or indirectly
called by it, also declared in it.
in this simulation, all the logic
which may be shared by more
tnan one arithmetic order are defined
as subroutines. To save execution
time, no parameter is bound when
the routine is called, but rather
some
llirameter defined as external
variables, are set before calling the
sub-
TIL. When a,y modification is made, be sure all the
implicit recrements
of subroutines are met.
At present time, to transmit the
results from the AU bach to TP
via 0UTBUS has not been simulated
yet. It is suggested to add thxs
rn the
main program (AUSIM, rather than to
change every arithmetic order program.
That is, to add it right after
the tALL' statement for each
arithmetic
,,, +n the beginning ctf the AUSIM (clear all




7.3 Set up of program decks
Since POLY (with the name POLY X used in this simulation) has
not been simulated yet, a dummy procedure is involved in each execution.
(a) All other programs are in object decks
ID CARD
// EXEC PL1 (optional PARM)
//PL1.SYSIN DD *
P0LYX : procedure;





object decks for all prog.
(AUSIM, GATE, SDS , PR0P





If some subprograms need to be modified and debugged, the set up
may be changed to:
ID card
// EXEC PL1
// PL1.SYSIN DD *
source deck of one program
/ *
// LKGD.SYSIN DD *






Repeat as many source program needed
The only requirement is that all
the external procedures of
the AU simulation (as listed in
the general description) must he involved.
They may he either in source deck
(or dummy procedure) or in object deck.
(b) All object decks are on disk
ID card
// EXEC PL1LKG0 (optional
PARM)
//PL1.SYSIN DD *
Dummy procedure for POLY
//LKED.SYSLIB DD DSNAME=SYS1 .PL1LIB,
DISP = 0LD
.. DD DSNAME = user. PllU2.ILLIAC3.AU,
,, DISp = OLD, V0LUME = USER = UIDCS3
// LKED.SYSIN DD *
h INCLUDE SYSLIB (AUSIM, GATE,








(c) To ADD new object decks on disk
or replace some old objects on disk by
some nev object Deck.
When a routine has been changed,
it may use together with the
oMect deck of other routines to
dehug as in (a) after it has been
dehugge
put on disk, or it may be
compiled first and replace the old
object on d.sk









DD DSNAME = USER.Plll+2.ILLIAC3,AU
UNIT = DISK, V0LUME = SCR = UIDCS3, X





object deck of one program
b NAME bb XXXXXXX (R)
Name of that program
/*
Repeat for every program
NOTE: As of September 1968 the AUSIM program decks were stored
in the card files in Room 200 (Dr. Lansford's office).
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VIII. Listing of Programs
7/ EXEC PL1
//PL1.SYSIN DD *
AUSIM : PROCEDURE OPT IONS (MAIN) :
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TEMPORARY REGISTER TO HOLD SUM Ex]









f B) BIT(64) PACKED EXT,
V BIT(50) EXTERNAL,





AEXPGT FIXED BIN EXTERNAL;
NEGR EXT, NCC EXT;
IV(4) BIT(1) , IV_S BIT(4) ,
NT(2) BIT(l) , NT_S BIT(2) , _
INDIVR BIT(4) , NTDNTR BIT (2) ,
TEM p<4) BIT (32) , (T1,T2) BIT<64)
(WRDCT,NOP,CT) FIXED BIN115);
IOP(2) FIXED BIN(31) EXTERNAL,
FOP(2) FLOAT BIN(53) EXTERNAL,
OUP(2) DECIMAL FIXED (15) EXTERNAL,
OPF<2) BIT(8) , FLAG(4) BIT(4) ;
(TEST1,TEST2) BIT164);
6r"diff": of exponent

































E L _SIJ±1±.3*JM N_ALJ—




DCL C(2) BIT (64);
OCL PRIM FIXED BIN EXT;
/* END OF REGISTER DEFINED*/
/* THIS PART IS A TEST FOR ALL ROUTINES */
/* READ IN A FLOATING NO. AT INS OR INS S , MOVE TO V S */F3 : FORMAT (SKIP, A, X(4),B(64));
F2 : FORMAT < B ( 32 ) , X ( 1 ) ) ;
Fl : FORMAT (SKIP, A, X(4), B(64));
/* CLEAR ALL REGISTERS £ COUNT */
GET DATA (PRINT) ;
CLEAR
: P0L1P='0'B; /* POLIP W.ILL BE CLEARED FOR ALL ORDER*/KLEAR : CALL CLRREG; /* EXCEPT FOR POLY */CLRREG : PROCEDURE ; /* CLEAR ALL REBS */
V=(50) 'O'B;
M=(64)'0'B; UQ,LQ=(65) «0«B ;
LH,UH t LS,US,LM,UM,X,Y,S,T,Z,N,G=<64) «0«B;






RETURN; END CLRREG ;
/* THIS PART IS TO READ IN I V £ NT , DETERMINE NOP
THEN READ IN OPRANDS PUT IN PROPER BUFFER
(FIXED
, FLOAT L DECIMAL )
THEN CONVERT TO BIT FORM #/TPSIM
; GET FILE(SYSIN) LIST ( I V_S , NT_S I ND )
;
/* FIRST CARD IV(4BIT) t NT( 2 BIT), IND=1 FOR READING IN BITFORM FOR OPRANDS */
PUT FILE(SYSPRINT) EDIT ('START SIMULATION') ( PAGE, X ( 40 ) , A )
;
















IV( I )= SUBSTR( IV_S, 1,1) ;
END ;
T1,T2=(64) 'O'B;
DO 1=1 TO 2 ;
NT( I) = SUBSTR (NT_S, 1,1) ;
END ;
IF
-.IV( 1 ) THEN N0P=1 ;
ELSE N0P=2 ;
/* TEST FOR SUBSEQUENT POLY, ONLY ONE OPRAND IS NEEDED */
IF POLIP THEN N0P=1;
/* START READING OPRANDS */
IF ^NT( 1 ) THEN DO ;
IF IND=1 THEN DO ;
IBIT
: GET FILE(SYSIN) LIST ( ( C ( I ) ,OPF ( I ) DO 1=1 TO NOP))-UNSPEC(I0P(1))=C(1); T1=C(1); U "'
UNSPEC(I0P(2) )=C(2); T2=C(2)
;
PUT FILE (SYSPRINT) EDIT C0P1= •








; GET FILE(SYSIN) LIST (( IOP ( I ) ,OPF ( I ) DO I = 1 TO
NOP ) ) ;PUT FILEtSYSPRINT
) LIST ('FIXED • ,( I OP ( I ) , OPF ( I ) DO 1 =




Tl= UNSPEC( IOP( 1 ) ) ; PT ynRD *,








DO 1=1 TO NOP) );
GO
END ;
IF NT(1) & -NT(2) THEN DO
IF IND=1 THEN DO ;










GO TO conv; end;
I
FL : GET FILF(SYSIN)
PUT
LIST ( ( FOPU ),OPFU)
NOP ) ) ;_ __„ -
FILE (SYSPRINT) LIST ( • FLOAf"77T "FOP ( I ) ,
OPF ( I
)














LIST ( ( DO P ( IJL'l OP FJ I )_
.
"nop )T ;~
FILE(SYSPRINT) LIST < • DEC ^LJ__p^PiIWOPF(n
NOP)) skip;
Tl= UNSPEC (DOP(D) ;
T2= UNSPEC (DOP(2) ) ;







THEN T1='0000101UB (I SUBSTJU Tl ,,5,,56 ) ;









tp <;i!RSTR(T2» 61,4)=' 1101 '
B
ELSE T2='00001010'B SUBSTR (~T2,
5, 56);
/* 13 NEG */
/"* 13 PSO */
END
J = l










UE^SYSPRINT) EDIT ( • STRINT-1 •
,




FLAG(2)=OPF(2) ; . - -
-
FLAG(3)= SUBSTR (0PFU),5,4) ,
FLAG(4)= SUBSTR (0PF(2),5,4) ;
un 1=1 TO 4 BY 2 ;
TEMP ( i ) =SUBSTR (Tl, Jt 32) ;
TEMP( 1 + 1 )=SUBSTR(T2 t J, 32) ?
J=J+32 ;
END ; T Tn ... A/
SET UP v & TRANSMIT TO AU */
„ : SUBSTR ( V,4,4) = IV_S ;
NWROD = NOP * 2 ;
SUBSTR ( V,8,2) =NT_S ;
START; „_ __ ..
.
v
. IF N0P=2 THEN CT=CT+l;
ELSE CT=CT+2;
IF CT < = 4 THEN





START : DO 1= 1 TO 4 BY 1
SUBSTR (V, 1*10+1,8)= SUBSTR ( TEMP ( CT ) , ( I - 1 ) *8 + 1 , 8
)
SUBSTR (V, 1*10+9, 1) = SUBSTR ( FL AG ( C T ) , I , 1 ) ;
/* BIT 10 BE ADDED LATER */
END START ; /* END OF DO LOOP */
PUT PILE(SYSPRINT) EDIT (»V "'Y( SUBSTR ( V , ( I -1 ) * 10+ 1 , 1 )DO 1= 1 TO 5)) (SKIP,
A
, 5 B( 1 1) ) ;
CALL TIMER; "




/* FX-POLY */ IF IV( 1 ) £ IV(2) £ IV(4) £
-,NT(1)
THEN GO TO FXPOLY;
/* FL-PLOY */ IF IV(1) £ IV(2) £ IV(4) £NT(1) £
-,NT(2)
THEN GO TO FLPOLY; /* SUBSEQUENT POLY */
IF IV(1)£NT(1)£
-,NT(2> THEN GO TO FL_0P_2 ;
/* IF FL( ADD/SUB/MPY/DIV/CPRA/POLY)
THEN GOTO FL_OP 2 (MOVE V TO REG) */
IF IV(1) £ IV(2) £ -IV(3) £ MV(4) £
-NTd)
THEN GO TO FXMPY ; /* FIX MPY */
IF IV(1)£ IV<2)VivT37l
-IV(4)£ ^NT(l)
THEN GO TO FXDIV ; /* FIX DIV *//* CVD-FX */ IF -I V( 1 ) £ MV(2) £ IV(3) £ IV(4) £
->NT(1)
THEN GO TO FX CVD;
/* CVF-FX */ IF - 1 V ( 1 ) £ -, IV(2) £ IV(3) & MV(4) £
-,NT(1)
THEN GO TO FX_CVF;
/* CVD-FL OR CVL FL */
IF ( -I V ( 1 ) £ MV(2> £ IV(3) 8 IV(4) £NT(1)
& -NT(2) )
l( -I V( 1 ) £ MV(2) £ -IV(3) £ IV(4) £ NT(1)
C ^NT(2)) THEN GO TO FL CVD CVL';
/* CVF-DEC RO CVL-DEC */
"
IF ( MV(1) £ -IV<2) £ IV (3) £ MV(4) £ NT ( 1 ) £ NT(2))
l( -IV(1) £ MV(2) £ -IV( 3[ £ IV(4) £ NT(1) £ NT(2))
THEN GO TO DEC_CVF_CVL;
_/*_THIS IS FIX CVD/CVF_ */
GO TO ERR ; /* WRONG CONTROL CODE */
FLPOLY
: IF -POLIP THEN GO TO FL_0P_2; /* FIRST TIME */
/* FOR SUBSEQUENT POLY */





GO TO F; END;
IF WRDCT=1 THEN DO;
CALL VDUH2;
GO TO EXEC_CONT; END;
FL_0P_2





GO TO F ; END;





" CALL VOUMl ;
GO _TO F ; END? „.___
ELSE IF ~WROCt="2"fHEN DO;
CALL FA2RF.A_;
CALL "VDU02 ;
r,o TO F : END;




GOTO _EX EC^CON T j____E_ND L
ELSE" GO~T ~ERR ;
'
FXPOLY : IF ^POLIP THEN GO TO FXMPY; /*
FIRST TIMEj*/
/* FOR SUBSEQUENT POLY */
CALL VDUH2; .
GO TO EXEC_CONT;
FXMPY : IF WRDCT = THEN DO ; -,-,—, \h F SIGNA=SUBSTR(V,11,1);
CALL VDUQ2 ;
CALL FA1LFA;
GO TO F; __|NDj ----- -
ELSE IF WRDCT=1 THEN DO;
S I GNB= SUB_S TR_(_y_LU t 1 ) J_ ,
CALL FBI LFB;
C A LJ^VDUH3_J - - -
GO~ TO EXEC_CONT ; END ;
ELSE GO TO_ERR . ;_
r ynl w . if WRDCT=0 THEN DO ;FXDIV SIGNA=SUBSTR(V,!1,1);
CALL FA1LFA;
CALL VDU03 ;_
GO TO F; END ;
ELSE IF WRDCT=1 THEN DO J. _
SIGNB=SUBSTR(V,11,1);
CALL FBI LFB; .
CALL VDU02;
CALL VDUH3 I _
GO TO EXEC_CONT ; END;
ELSE GO TO ERR ;




GO TO F ; END ;
ELSE IF WRDCT=1 THEN DO;
CALL VDU02 ;
CALL FA2RFA;
GO TO EXEC_CONT ; END ;
ELSE GO TO ERR ;
. y rw F • CALL VDU03;h
- ' SIGNA=SUBSTR(V,11,1);
CALL FA1LFA;
GO TO EXEC_CONT ;





OFC_CVF_CVL: IF WRDCT=0 THEN DO;
SIGNA=SUBSTR( V, 18, 1 ) ;
CALL VDUOl;
CALL FA1LFA;
GO TO F: END;




GO TO EXEC_CONT; END;
F : WRDCT = WRDCT +1 ;
GO TO TP_SET_NEXT_V
;
ERR : PUT F I LE (
S
YSPR INT ) LIST ("WRONG CONTROL CODE OR NOP')
PAGE;
CALL CLRREG ;
GO TO TPSIM ; /* ERROR , DO NEXT OPERATION */
/* THIS IS EXECUTION CONTROL PART, CALL VARIOUS ROUTINE */
EXFC_CONT : BEGIN ; /* BRANCH TO PROPER ROUTINE */
PUT FILE(SYSPRINT) EDIT { > S IGNA=
• , S I GNA, • S I GNB=
• , S I GNB
,




•FB=',FB) (SKIP,A( 10),B(65) );
IF
-I V ( 1 ) & -IV(2) £ -IV(3) & IV(4) THEN DO;
CALL TIMER;
CAT! CVL; GO TO CLEAR; END;
IF MV(1) L MV(2j &_ IYJ3) & -»IV(4) THEN DO;
CALL TIMER;
CALL CVF; GO TO CLEAR; END;
IF MV(1) I -.IV(2) & IV(3) & IV(4) THEN DO;
CALL TIMER;
CALL CVD; GU TO CLEAR; END;
IF I V ( 1 ) & MV(2)___£ -IV(3) & MVI4)__THEN DO;
CALL TIMER;
CALL ADDX; GO TO CLEAR; END;
IF I V ( 1 ) & MV(2) L IV(3) I MV(4) THEN DO;
CALL TIMER;
CALL SUB; GO TO CLEAR; END;
IF IV(1)&
-IV(2) L IV<3) £IV(4) THEN DO;
CALL TIMER;
CALL CPRA; GO TO CLEAR; END;
IF I V( 1 ) I IV(2) L -»IV(3) & -IV(4) THEN DO;
CALL TIMER;
CALL MPY; GO" TO CLEAR; END;
IF IV(1) £ IV(2) JMV(3) 8 IV(4)THEN DO;
" CALL TIMER;
CALL POLYX; GO TO KLEAR; END;
IF IV(1) & IV(2) & IV(3) £
-1V(4) THEN DO;
CALL TIMER;
CALL DIV; GO TO CLEAR;
IF IV(1) £ IV(2) £ IV(3) £ IV(4) THEN
CALL TIMER;
CALL POLYX; GO TO KLEAR;
ELSE GO TO ERR ;
EXEC_CONT ;
PROCEDURE ; /* V ( 19 t 29 , 39, 49 ) = FA(1- 4)
/* FLAG OF AL TO LEFT PART OF FA REG */
DO 1 = 1 TO 4 BY 1 ;




















RETURN ; END FAILFm ; .
PROCEDURE ; /* ^^^^^M {lrL -






procedure ... /* va^^^aa^m^Efta-^-j/-.
/* FLAG OF Bl TO LEFT PART OF FB REG */
nn T=l TO 4 BY 1_
SUBSTR <FB,I, 1) = SUBSTR (V, 10*1*9 , 1
>l
END
RFTURN : END FB1LFB ;
nn T-l TO A- BY 1 »







RETURN ; END FB2RFB I
,
. EUU (BIT 1-7)
PROCEDURE : /* * ?.LUA1.-±S--,-
EUU= SUBSTR (V ,12, 7) ? EUU
RETURN; END EADEUU ; /* fc**!"- fciiM-n-71
: PROCEDURE ; /* V <BlT 12-18)
=EUM(1 7)
EUM = SUBSTR (V , 12, 7 ) ;
/* EXP OF B-OP TO EUff~REir^^7^




GATE : PROCEDURE ;
DCL MEPB BIT(4) PACKED EXT;
DCL M BIT(64) PACKED EXT, (LQ,UO) BIT(65) PACKED EXT, II EXT,(UH,LH,US,LS,UM,LM,X,Y,S,T,Z,N,G) BIT(64) PACKED EXT,
( PrB) BIT(64) PACKED EXT,




VUM1 : ENTRY ;
/* M.BYTE (1-3) = V.BYTE (3-5) BIT 1-8 */
DC) 1 = 1 TO 3 BY 1 ;
SUBSTR(M, ( i-i )*8+9,8) = SUBS TR ( V , I * 10+ 1 1 , 8 ) :
END ;
RETURN;
VDM2 : ENTRY ;
/* M.BYTE(4-7)= V.BYTE(2-V) BIT 1-8 */
DO 1=1 TU 3 BY 1 ;




/* UO.BYTT( 1-3)= V.BYTET2-4) BIT 1-8 */
DO 1=1 TO 3 BY 1 ;




/* UH.BYTE( l-3)=V.BYTE(2-4l BIT1-8 */
DO 1=1 TO 3 BY 1 ;
SUBSTR (OH
, 1*8+1 , 8) = SUBSTR ( V, I * 10+ 1 1 , 8 ) ;END;
RETURN;
VDU02 : ENTRY;
/* U0.BYTE(4-7)= V. BYTE ( 1-4) B I T l-8~ */~
DO 1=1 TO 4 BY 1 ;




/* UH. BYTE (4-7) =V.BYTE(l-4) BIT 1-8 */
DO 1 = 1 TO 4 BY 1 ;





/* U0.BYTE(0-3)= V.BYTE (1-4) BIT 1-8 */
DO 1=1 TO 4 BY 1 ;
SUBSTR (UO, (I-l)*8+l, 8) = SUBSTR (V, 1*10+1, 8)'
END; ' ' *
RETURN;
VDUH3 : ENTRY;
/* UH.BYTE(0-3) )= V.BYTEd-4) BIT 1-8 */
DO 1=1 TO 4 BY 1 ;
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ML6Y1 : ENTRY; .






MDYl : MDY4 : ENTRY; v"" *7




ML5Y2 : ENTRY; ___— -r-
Y = (64) 'O'B ; /* CLEAR Y */
SUBSTRfY, 1,59)=SUBSTR(M,6,59) J ..._
return;
ML-.Y2 : ENTRY; rrPAB'"Y"""*7"
Y = (64) 'O'B ; /* CLEAR /
SUBSTR(Y,l,ftO)=SUBSTR(M, 5^6011 _.
return;
ML3Y3 : ENTRY; ~ rffar T~' *
7"
Y = (64) 'O'B ; /* CLEAR
Y */
SUBSTR(Y-lt61)=SUBSTR(M,4 ? 61l .;
return;
ML2Y3 : ENTRY; mVaiTy Z7




ML1Y 4 : entry; n"FATT"*7"
Y = (64) 'O'B ; /* CLEAK Y
*r











/* H (BYTE 0-7) ="UH( BYTE' 0-7) *7
LS
\^














UM=(64)«0'B; SUBSTR (UM,9 f 56 )VSUBSTR(LM, 1,56)7"
RETURN;
UODUM rENTRY;













UH=(6A)'0'B; SUBSTR(UH, 9 , 56 ) =SUBSTR ( LH , 1 , 56 )
;
RETURN: " - T -
LSDUH : ENTRY;









X = UM ;
RETURN;
US0S1 : ENTRY;













L0R8U0 : ENTRY ;
U0=(65) 'O'B;
SUB STR ( UO, 9, 57 )= SUBSTR (LO, 1,57) ;
RETURN;
L0L8U0 : ENTRY;
























, v v c r M T 7) • /*SDS ADDER */CALL SDS (X,Y,S,G,N,T,Z> , J PROROGATION LOGIC*/
CALL PROP
Y=(6^)'0'B ; n=y; G=y; —;+ DA cciMr <;n<;? */
CALL SDS <Z,Y,T,G,N,T.Z> , /* PASS.NG
SO«•/
^
CALL SDS <Z»Y,T,G,N,T,Z) ,
P= B ; CALL PDY4 ; /# z= as^IMILATEUUT*/
CALL SDS (Z,Y,T,G,N,T,Z) , '-_
RETURN;
NORM : ENTRY; -— */
"""
/* II = EUL EXTENDED TO 16 BITS
IF SUBSTR<UQ,5,4) -='0000'B THEN 00?
CALL UODLO;
CALL L0R4U0;
IF II > 63 THEN UV='1'B; /* EUL >
63 */_ ._
GO TO EXPR;
TCQ1 J®?* c,jBSTR(U0,9,4) - 'OOOO'B




SUBS^(id?ll\) - .O000.B...THEN.GO.TO LLV.
/* 8 LEADING ZEROES */
CALL UODLO; — ~
CALL LOLBUO;
H = II-2;
GO TO TESTH; , c„ncc */





Il"<-6A THEN UN='1'B; /~EUL~<~-64 *1
~




IF OV THEN E0L=(7)'1'B; ._ . __
—
IF UN THEN EUL=(7) 'O'B;
BOGUS=OV|UN|LSG| ID; - . -
I F BOGUS THEN CALL INDFA;
kF rURN;
INDFA : ENTRY;
FA= (8) 'O'B; ____-
SUBSTR (FA, 1 , 1 )= GT;


























(«TIME= • ,SUBSTR( TAME, 1,2) ,
•
•









t PL 1. SYS IN DD *
ARITH : PROCEDURE;











PROCEDURE ( X,Y,S,G,N,_T_tZ)_; _
UCL (X,Y,S) BIT (64), N
( G , T , Z ) BIT, (JbftJJ
DCL (CCC)BIT (64);
DCL (C2,C3) BIT(l);
DCL CI BITd ) ;






























SIGN OF MINUEND IN SDS
MAGNITUDE OF MINUEND IN SDS__ FORMAT
SUBTAHEND IN CONVENTIONAL FORMAT
SIGN OF RESULT IN SDS_ FORMA T
MAGNITUDE OF RESULT IN SDS FORMAT
NEGATION CONTROL
GATE ON INTERSTAGE CONNECTS
INTERSTAGE CONNECTS
TEMPORARY STORAGE
it p R TNT=0 THEN GO TO SDSC;
PUT F LE(SYSPRINT) LIST ( '^^T^TT^* ) SK I P ( 2 ) |
PUT FILE(SYSPRINT) EDIT (• S •, S, _• X S X , JYJ , Y ,' N '., N f • G SGI
(SKIP,A(t>),X(4),B(64));
CC = S £ X; C2 = SUBSTR(C_C,1,1M ,
CC= (CC| ( -X & Y) ) & GT"
C=(64)'0'B ?_
SUBSTR (C,l,63) = S U B STrTCCT2V63)
CC.I-1 = X*I S.I + X.I Y.I)_G-_j_»„_.__C « I=
=
t-ix" I y) ; /* cc
(-.c £ _cc ) ; /* _z =





CC = (X &
Z = (C &
T = (C &
IF C2 THEN DO;
C1=SUBSTR(T,1,1); SUBSTR (T,l,l)=-Cl;
PUT FILF(SYSPRINT) DATA (C1,C2J_; ENDj
















RETURN ; END SDS
( • f•", f t rZ •
~











DCL (B,T,Z) 'BIT(6M PACKED EXT
DCL (BC,BB,TT, ZZ ) BIT(1)"~;
/* B= PROPAGATION BIT
/* t= SIGN
/* I- MAGNITUDE
/* BB= TEMPORARY STORAGE
SUBSTR (B,64,l) = «0'B











1= 63 TO 1" BY " -1
SUBSTR (B,I,1)
SUBSTR <B,I+l,lT
SUBSTR (T V I+1 9 1)
SUBSTR (Z»I+1,1)
SUBSTR (B, 1,1) = BB £
-.ZZ I TT
/* b.i = b.i +i e
-*z.i+r I
END ;
(SYSPRINT) DATA ( T,Z,B) SKIP(2)
*/
*7~
/* BIT 64 OF B=0 */
I ZZ
T.I + 1 £ Z. 1+1 */
/*
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n 11 /t -, | nrc T n«.nn.lsn.900).RHLANSF0
RDtMSGLEVEL«l
// EXEC PL1
//PL1.SYSPUNCH DD UNI T = PUNCH f DSN_AME*6PyNQH '
//PL1.SYSIN DD *
ADDX : PROCEDURE; .___... -T --fV(t .. nA>VcVT/T
DCL (M,UH,LH,US,LS,UM,LM,X,Y,S,T,Z,N,G> BIT(64) PACKED EXT,
(LOtUO) BIK65) PACKED EXT, ILJXLt.
(P,B) BIT(64) PACKED EXT,
(OV,UN,LSG,ID,GT,EO,LT,FM vBOGUSlL B^U**!!-—------
(EUU,EUM) BIT(7) EXTERNAL, EUL BIT(7) EXTERNAL,
(FA.FR) BIT(8) EXTERNAL, __,___..
(SIGNA,SIGNB) BIT(l) EXTERNAL , POLIP BllT ( 1 ) EXTERNAL,
V BIT(50) EXTERNAL, . —
(SDB,SR) RIT(l) EXTERNAL,
AEXPGT FIXED BIN EXTERNAL;
DCL IOP(2) FIXED B1NI31) EXTERNAL,
FC)P(2) FLOAT BIN(53) EXTERNAL,
UOP(2) DECIMAL FIXED (15) EXTERNAL;
DCL DEXP FIXED BIN, CI FIXED JIN; __
DCL NEGO BIT(64> , (TP,T0,T1) BIT(l);
DCL (CPR, MINUS, PLUS) BIT(l);
DCL FP BIT(8) ;
DCL (DIFF,TEMP) BIT(64);
ON OVERFLOW OV=«l'B; ON UNDERFLOW UN=«1'B;
FOP( 1 ) = FUP(1 )+FOP(2) ; ,._'.,
plus= , 1 , b; cpr,minus='0'B;
GO TO FIRST;
ci|D • FNTRY*
ON OVERFLOW OV='l'B; ON UNDERFLOW UN='1'B;






FIRST : TEMP = UNSPEC(FOP(l ) ) ; ..... *«-».„.
PUT FILE(SYSPRINT) EDIT (• RESULT= •, FOP ( 1 ), TEMP
)
(SKIP,A(7),E(1A,6),X(2),B(64) )J
DEXP=EUU-EUM ; PUT F I LE ( SYffR I"RT fTOTS (DEXP);
IF DEXP > THEN GO TO EXPGTO ;
IF DEXP = THEN GO TO EXPEOO ;
ELSE GO TO EXPLTO ; f
FXPGTO ; AEXPGT = 1 ; '*
tXH >U
SDB='1'B; SR=SIGNA;
IF CPR THEN GO TO SETFLAG;
EUL = EUU ;
IF DEXP > 13 THEN GO TO EXPGT13 ;
ELSE GO TO RSUH ;
FXPGT13 : GO TO ADDEND;
e c MH if DEXP >= 2 THEN DO ;RSU
CALL UHDLH ; CALL LHR8UH ; DEXP=DEXP-2 ;
GO TO RSUH ; END;
ELSE IF DEXP=0 THEN GO TO CAL ;
FLSE CALL UHDLH ; CALL LHR4UH ;
F XPEOO = ^EUuJ^AEXPGtJ,,^^ DIFFERENT S , GN •/
/* UP. A + GT; OP. A - LT
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EXPLTO :
IF SUB S TR ( V , 4 , 4J = M OOO • B THEN SDB = S
I
GNA»S I GNB ;
ELSE SDB=( SIGNA £ -SIGNB) |( -SIGNA £ SIGNB);
IF SDB THEN DO;
SR=SIGNA;




SDB=«1'B; SR=(SIGNB £ -MINUS) | ( .-SIGNB L MINUS);
/* SR =SIGNB .XOR. SUB






DEXP < (-13) THEN DO
CALL UHDM ;
X=(64) «0'B ; S = X; " G=X
CALL MDY4 ;
CALL SDS (X,Y,S,G,~N f f f Z)
CALL Z4DLM ; CALL LMDUO

















































GO TO RSUO ; END ;
ELSE IF DEXP~ =0 THEN GOT TO CAL;
ELSE CAL L UQDLQ ; _CALL LQR4 U0;
GO TO CAL ;












KIP , A ( 1 2 ) T S K I P , A ( 1 2 )
,
A) ,SKIP,A( 12) ,B(64) )
;
M; CALL UODUM ;
SDB AND NEG1 (N=NEG1) */




SIGNA = SIGNB ;
GNB=SR; END;
/* FOR ADD */
*/
*/










G0= SIGNA .XOR. SIGNB
G1=(SIGNA . XOR. SIGNB) I ( SIGNB .XOR. SR
)
IGNA £ -SIGNB) | ( -SIGNA £ SIGNB)" T
SIGNB £ -SR)|( -SIGNB £ SR ) ; END;
O'B THEN NEGO = ( 64 j «0« BT V ELSE NEG0=T64 )" • 1 • B ;
0;
THEN N=(6A)'1'B; ELSE N= ( 64)? • 0"» B;
-NEGO) | ( - US £ NEGO) ; /* US. XOR. NEGO */




l'B THEN DO ;
CALL ZAULM; GO TO TERM; END;
BSTR(Z,7,1);
= '0'B THEN DO ;
Z4DLM ; GO TO TERM ; END;
BEGIN' ) SKIP(2)~;
Tl= -Tl; SDB='1'B;
T1='0'B THEN N=(64)'0'B; ELSE N=(64) 'l'B;
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CALL UMDXl; CALL USDSlj_, CALL MDYU
go to Di ; end;
TERM : CALL LMDUO ; Vrr£C--£7CTrrST"
NORMAL : CALL NORM;
GO TO ADDEND; ------
cctci A r • FP=( FA I -FB ( -FA C FB),SETFLAG .
^^ |B) , , B THEN FM= 'I'B;
GT= -iSR & -FO;







SY5PRINT) DATA ( SR.EUUUO, FA,OV,UNJ
.SKIP ( 2)
jADDEND
TE MP = UNSPEC(FOprin! 5UBSTRUWri.8).C8).0^B,















THIS ROUTINE INCL UDS FXMPY AND FLMPY /
/*
. NCC= NO. OF MPY CYCLE /
/*
. 2 FOR SH FX */
/*
. 4 FOR LG FX
------
/*
. 7 FOR FL */
/*
.
AT END OF MPY CYCLES, TACH~ NUMBER TYPE ""*/"*
/*
. LOAD DIFFERENTLY I N TO REGISTER */
/*
. THEN ASSIMILATION */
/*
.
ONLY FL MPY NEEDS NORMALIZATION */
/* . "
DCL MEPB BIT(4) PACKED EXT;
DCL M BIT(64) EXT, (LQ,UQ) B IT ( 65 )" PACKED EXT~, "Tf~lx-T f(UH,LH,US,LS,UM,LM,X,Y, S,T,Z,N,G ) BITJ64) PACKED EXT,
(P,B) BIT(64) PACKED EXT,
(OV,UN,LSG,ID,GT,EO,LT,FM_,BOGUS) BIT(l) EXT,
(EUU,EUM) BIT(7) EXTERNAL"," " EUL BIT(7) EXTERNAL,
(FA,FB) BIT(8) EXTERNAL,
(SIGNA,SIGNB) BIT(l) EXTERN AT","" POL I p" BI T ( 1 ) EXTERNAL,
V BIT(50) EXTERNAL,
(SDB,SR) BIT(l) EXTERNALS "" ~~
NCC EXT,
AEXPGT FIXED BIN EXTERNAL;
DCL IOP(2) FIXED BIN(31) EXTERNAL,
FOP(2) FLOAT BIN<53) EXTERNAL,
DOP(2) DECIMAL FIXED ( 15) EXTERNAL,
OPF(2) BIT(8) v FLAGTTI BIT(4) ;
DCL (MY128X,MY64X,MY32X,MY16X,MY8X,MY4X,MY2X,MY1X) BIT(l)
(N0,N1,N2,N3,N4) BIT(l),
(057, 058, 059, 060, 06 1,062, 063, 064, 065J BIT( 1);
DCL NEGO BIT(64) ;
DCL (TEMP, DIFF) BIT(64);
''
DCL NT BIT(2), SHALF B I T ( 16 ) , LHALF BIT(32)1
~~~~
PUT FILE(SYSPRINT) EDIT {'START MPY«) ( SK I P . X ( 40 ) , A ) ;
CALL TIMER;
ON OVERFLOW 0V=»1»B; ON UNDERFLOW UN='1'B;
SR= (SI GNA £ -,S I GNB ) | ( -S IGNA I S I~GNB~) ;
NT= SUBSTR(V,8,2) ;





. THIS PART FOR FIX ONLY */
/* .
FIXMPY : CALL UHDLH;
CALL LHR8UH;
IF SIGNB THEN SUBSTR ( U>Uf78T^< 8 ) • 1»B;













MPYFL : IF UH=(64)
EUL=(7)'0'B;
II=EUU+EUM-128;
IF II > 63 THEN
IF II <-64 THEN
CALL UHDM;
NCC=7;








UO= ( 65 ) • * B THENJ>Oj__ L





/* EUL > 63 */
/* EUL < -6* */
COMMON TO BOTH FX AND FL
icc=o ;







THEN GO TO MULTEND;
Q58=SUBSTR ( U0758 ,T> ;
;
060 = SUBSTR(UQ»6_0 ? 1);_
062=SUBSTR(UO,62,l);


























059) I < Q57_ .§_ -0.58 & -059);
( 058& -059")"; „,.,».
061) I ( Q59_J1_ -060 _& -061 ) , __
| ( 060 & -061)
;


































,MYlX,N0,Nl,N2 t N3,N4) ;
CALL UODLO;
G=(64) • l'B;
SDS1 : CALL UMDXl;
IP NO='0'B THEN NEGU=(64)
US = (US & -NEGO) M -OS &NEGO)
CALL USDSl;
Y=(64) 'O'B;
IF MY128X THEN DO;
CALL ML7Y1; GO TO




MY32X THEN DO; CALL ML.5Y2;
THEN DO; CALL ML4Y2
N=(64)
•
























IP MYRX THEN DO; CALL






















IF MY2X THEN DO; CALL ML1Y4; " GO TO
IF MY1X THEN DO; CALL MDY4j JEND;
SH4: IF N4='0'B THEN N=(64)'0«B ; ELSE N=(64)'1'B;




















LOAD REGISTERS BEFORE ASSIMILATION

















/* FOR LFX ONLY */
FOR ASSIM */
BEFORE ASSIM, TEST 00 BIT 65, IF E0UALS1, DO















*/IF ' ' ASS; /* 0065
TU065 : IF SOBSTR ( 00, 65, 1 ) = • • B THEN GQ_ TO ASS_; /*0_0_6_5_=0 _*/
N,NEG0={64) '1 »B; /* FOR 0065=1 & FL */
CALL MDYl;
ASS : 0S= (OS L -.NEGO)|(









IF NT='10'B THEN GO TO FLEND;





IF ( ^SR & SHALF -.= (16) «0«bT|T"SR & SHALF -= ( 16 ) • 1 'B )
THEN 0V=« 1 »B;
GO TO FXEND ;
END;
ELSE DO;
LHALF=SOBSTR(00, 1 , 32 )
;
IF ( -SR & LHALF ->=(32)'0'B)|( SR & LHALF -= ( 32 ) • 1 • B )
THEN 0V=' 1 'B;
END;
FXEND : IOP( 1 )=I0P(1 ) *I0P(2);
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TEMP=(64) 'O'B;




I T ( • PRODUCT* , I OPJLLU1' BIT.
FORM-. '».?_„
• UO= SUOT'W'SOV) (SKIP,A,F(18,0),
CALL TIMER; end OF TxMPY */
return;
FLEND : CALL NORM ;
M p YEN ^SEift&lUEStt., ON oy«FLm.CO.TO.NEm
PU
SK \?,T,l 1) SKIP,A,B(7),SKIP,A,B(64»)-,
PUT FILE.SYSPRINT) DATA < OV,UN,.BJDG^S, FA.U-
iUBSTR I TEMP, 1 , 8 ) = I R ) • • B ;
., r-r-_ i tcmd r -,noH( -.TEMP & UO) ; ---•—
PP (R)=(R) "O'B;
on 1=7 to l by -l;
Tl=SUBSTR(LStI+57,l> '
T2=SUBSTR(LM, I+57 t l) ;
T3=-, T2; .
pp (I ) = (PP(I+l) & T3) |(T1 & T2) ,
PUT FILE(SYSPRINT) EDIT C-LS- ^^{^^irio 8)) ' ~
, LM=>',SUBSTR(LM,58,7), ' PP- ' . <£?< !,, •
(S KIP,A,B(8),SKIP,A,B<8),SKIP,A, 8 BJU) ,






£ :nM( 'phi. c Tin-/* pp... .XOR. LH ./
SUBSTR(MEPB,I tl) = T2 ;














THIS ROUTINE INCLUDES FLDIV L FX
1. THIS PART COMMON TO BOTH



























































































TEST NFGATIVE DIVISOR OR DIVIDENT tCOMPL, THEN SHIFT DIVISOR IN UHO-3'
SHIFT DIVISOR & DIVIDEND SO THAT




REMAINDER IN LM/LS, QUOTIENT IN UH/UO
ASSIMILATE REMAINDER
ASSIMILATE QUOTIENT
SHIFT REMAINDER RIGHT AS MANY
DIVISOR HAS BEEN SHIFT LEFT,
IN UQO-3
ASSIMILATED QUOTIENT IN UCH^T
TIMES__AS
PUT" IT
M BIT(64) PACKED EXT, (LQ,UQ) BIT(65) PACKED 'EXtV"
(UH,LH,US,LS,UM,LM,X,Y,S,T,Z,N,G) BIT(64) PACKED E(PtB) BIT(64) PACKED EXT,
(OV,UN,LSG,ID,GT,EQ,LT,FM,BOGUS) BIT(l) EXT,
(EUU,EUM,EUL) BIT{7) EXT, " "
(FA,FB) BIT(R) EXT,
(SIGNA,SIGNB,POLIP,SDB,SR) BIT(l) EXT,
V BIT(50) EXT , AEXPGT FIXED BIN ;
DCL IOP(2) FIXED BIN(31) EXT,
FOP(2) FLOAT BINI31) EXT,
DOP(2) DECIMAL FIXEDU5) EXT;
DCL NEGR EXT, NCC EXT;
DCL (M9,M10,M11,M12) BIT(l),
(D1,D2,D3,D4,D5,D6,D7,D8,D9,D 10,D11) BIT( 1)
,
(DIVRL3,DIVRL2,DIVRL1) BIT(l),
DIVSCC FIXED BIN, NEGO BIT(64),





























IV=SUBSTR(V,4,4) ; ft .. |D ..
SR- ( SIGNA & ^SIGNB)I< -SIGNA_J._S_I.GNBM
IF NT='10'B THEN GO TO FLDIV;
ELSE GO TO FXDIV ;
FLDIV : NCC = 8 ';
DZERO : IF UO=(65)'0'B THEN DO ;
eul=(7)«o«b; sr='0«b;
GO TO DIVEND; END;
IE UH=(64)'0»B THEN DO; (71I , ir .
OV='l'B; SR=SIGNA; U0=(65)'1'B; EUL=_(7J'1'B,
GO TO DIVEND; END; */
/* . THIS PART IS FOR FL #
ii^uu-euTY;:
15
?! diff of exponents.^.




uo=(<s5) «o«b; - --
UH=(64)»0'B; nnnta tupm rn Tn SHIFT3; /* M(9-ll)=0 */_
IF SUBSTR(M,9,3)='000'B THEN GO O -| _I£l|i- /irm 9. 10 )«0 */
\; isssis:?:?!::??;' ^ r^lS;. -^- --
SHIfV: Sffivi'B, PUTFILE.SYSPRl.HIL-klSL^fi!VR_L3LLl!Uex...
CALL ML3Y3;











LU.l.S "uT^iEisVSPRINTy LIST f.DTvRLIM
SKIP,
CALL ML1Y4;
x=( 64) 'O'B; S»G t N=x;
STA : CALL SOS < X , Y , S » G » N » T , Z )
;














/* SINCE DIVISOR IS SCALED TO HAVE VALUE BETWEEN 1 AND 1/2
THIS PART IS TO RESCALED IT~"*7
PUT FILE(SYSPRINT) EDIT ( 'D IVRL123 ' ,
P
I VRL 1 , PI VRL 2 , PI VRL 3
.
•LM BEFORE RECSCALE MM) (SKIP, A, 3 B ( 1 ) , SK IP, A , B ( 64 ) ) ;
IF DIVRL1IDIVRL2IDIVRL3 THEN GO TO RESCALE; ELSE GO TO NOSCALE;
RFSCALE : CALL LMDM; " '
IF DIVRL3 THEN CALL ML3Y3;




GO TO SXl; END;
X,S,N,G=(64) 'O'B!
CALL SDS(X,Y,S,G,N,T,Z) ; /* SDS3 */
Y=(64)'0«; X=Z; S=T;_
SXl: CALL SDS ( X , Y, S ,G, N, T, Z )T~~7* "SOS A• */ ~~
CALL Z4DLM;
NOSCALE





NOR : CALL NORM ;




FOP ( 1 ) = FOP ( 1 ) / FOP ( 2 )
;
TFMP=UNSPEC(FOP( 1 ) )
;
PUT FILE(SYSPRINT) EDIT ( "• OUOtTENT= "V; FO p ( x , ~~i bTt"F0RM=""s TEMP )(SKIP,A,E(16,6) ,SKIP,A ,B(65) )
;
SUBSTR (TEMP, 1,8)=(8) 'O'B ; "~"
TEMP=( TEMP £ -UQ)|(
-TEMP £ UO ) ;_
PUT FILE(SYSPRINT) EDIT ( '• DIFF« "• ,TempT ( SK I P, A, B ( 64) ) ;
PUT FILE(SYSPRINT) EDIT («SIGN= »,SR,«EXP= • , EUL , • UO =
•
, UQ,














FXDIV : NEG0=(64) »0«B;
IF UH=(64)»0'B THEN DO; ~
OV='l'.B; UO=(33)«0'B | | (31)«1'B; SR=SlGNA;
GO TO FXDIVEND; END;
'"
/* FOR DIVID BY ZERO, RE=0, 0=2**31-1 */
IF SUBSTR(UQ,1,32)=(32) 'O'B THEN DU;
U0=(65)'0'B; GU TU FXDIVEND; END;
SUBSTR ( US, 1, 32 )=SUBSTRfUO, 1,1) I I (31) «0»B;
SUBSTR(US,33,32)=SUBSTR(U0,33,1) || (31)»0«B;
IF SUBSTR(U0,1,1)='1'B THEN SUBSTR ( NEGO, 1 , 32 )=( 32 )• 1 • B;
IF SUBSTR(UO,33,l)=»l'B THEN SUBSTR ( NEGO, 33, 32 )=( 32 )• 1 • B;
IF NEG0=(64) 'O'B THEN GO TO OK; /* BOTH POSITIVE */
NEGATE
: G=(64)«1'B; N , Y= ( 64 ) • • B;





CALL ASSIM; ' -----
CALL Z4DLM;
CALL LMDU03; -
UK : SU^™ ^.SLCWC, . £ g.V.O^ J"^-?- - __..
PUT FILE(SYSPRINT) EDIT ( • UH= _«_ t UH, ''UO =__ • , UO ) __( SK I_P_,_A_,_BJ 65 ) ) ;
CALL TIMER; ft/
/* . SHIFT DIVISOR AND DIVIDEND ?/_
NDRR8=0? . „ c^tdo.
IF SUBSTR(UQ,1,8) — (8)'0'B THEN GO^TU SFTR8;
IF SUBSTR(UH,1,8) =(8)'0'B THEN GO TO NSFTR8;
SFTR8 : CALL UHDLH; CALL UODLO;
CALL LHR8UH; CALL L0R8U0;
NDRR8=l;
NSFTR8 : NDRL8=0 ; NDDL8=0;
NDRL4,NDRL1 = 0; .
SFTL8 : IF SUBSTR ( UH , 9 , 8 ) = ( 8 ) ' ' B THEN DO;
CALL UHDLH; CALL LHL8UH;
NDRL8=NDRL8+1
;
GO TO SFTL8 ; END; .
UOL8 : IF SUBSTR(UQ,9,8)=(8)'0'B THEN DO;
CALL UODLO; CALL LQL8UQ;
NDDL8=NDDL8+1
;
GO TO U0L8; END;
UHL4 : IF SUBSTR(UH,9,4)=(4)'0'B THEN DO;
CALL UODLO; CALL UHDLH; .,
CALL L0L4U0; CALL LHL4UH;
NURL4- =1 ; - — '
END;
UHL1 : IF SUBSTR(UH,9,1)='0«B THEN _DO.J
CALL UHDLH; CALL UODLO;
CALL LHL1UH; CALL LQLJLUO;
NDRL1 = NDRL1 + 1 ;
GO TO UHLl; END;
NCC = NDRL8 - NDDL8 + l;
PUT FILF(SYSPRINT) EDIT (• AFTER, . SHI FM ,_ ! 00= r UQ,
•UH* SUH) (SKIP, A, 2(SKIP,A,B(65)));
PUT FILE(SYSPRINT) DATA ( NDRL8, NDDLJb NDRL4 t NDRL 1 t NCC )
SKIP,
PUT FILE(SYSPRINT) DATA (NDRR8) SKIP;
GO TO DIVBEG; -#/
/*
''thiT^TRy"^^^^!^^ *;
% SHARED WITH CVD, FORM HERE TO THE END OF */









CALL UHOUS; GO TO SETUM;
/* IF CVD THEN UHDUS t IF FXDIV THEN
UMun
DIVBFG : CALL UHDM;
US=( 64) «0'B;














/* TEST FUR DIVIDEND < DIVISOR,
/* THEN SKIP DIVIDE PART,, Q*0 ,RE=DI VI DEND
.' * put mis t re r e - a s si m i late" and re-"shi E f
IE NCC<=0 1HEN GO TO ZEROOj_
CALL DIVID :
.





: NEG0=(64) • 1 'B;
(US L -NEGO) | ( -.US & NEGO)




























_R_E_ = RE+ DIVISOR
RE = -(RE + DIVIDO~R)'
THEN DO ;
ALGORITHM






RETURN ; /* END OF DIV FOR CVD
THEN ASSIM OOOTIENT;
MOVE ASSIMLATEI) REMAINDER TO










IF SR =1 THEN
ELSE






->0S & NEGO) ;




















/* NEG RE DUE
NEGR=1
;
IF 1 V= '0011 »B
ELSE CALL MDY1
/* FOR CVD UIVIS0R=10 BUT M IS UESED FOR REMAINDER */
GO TO REASS2; END;
POSITIVE RE DOE TO DIVID ALGORITHM
CHANGE RE TO BE THE SAME SIGN AS DIVIDEND






64 ) • 1 ' B
;
SIGNA THEN N=(64)«0»B; /* NEG1 = -iSIGNA
CALL ASSIMRE;
FOR CVD, RETURN TO CALLING PROGRAM AT HERE











,* . REMAINDER HAS TO BE SHjFJ *I|*L- %
/* . AS MANY TIMES AS DIVISOR
HAS BEEN J
/* \ SHIFT LEFT
IF NCC<1 THEN NDRL8=NDDL8;
RFR8 : IF NDRL8 -=0 THEN DO;
IF NDRR8=1 THEN DO ;
NDRR8=0? GO TO SKIPT; END;
CALL UODLO; CALL LOR8UO ;
IF SIGNA THEN SUBSTR ( UO-, 1 , 8 ) = ( 8 ) ' 1
• B ;
SKIPT : NDRL8 =NDRL8 -1
;
GO TO RER8; END;




RER4: , F NDRL4 >0 THEN DO; ^^
IF SIGNA THEN UO=, 4). l.B II SUBSTR
, UO, 5. 61 .
, ^




."s.CNA THEN UO-'l-B I I SUBSTR < UO. 2 , 64. , #/
/* SET UO (BIT 1 ) = 1
NDRLl=NDRLl-l; - -
GO TO RERl; END;
CALL LMU07;
FXDIVEND : IOP ( 1 ) = IOP ( 1 ) / I OP ( 2 ) ;
CALL SFTBOG;
TEMP=(64) •O'B:
TEMP = UNSPEC (IOP(D); /|CTpf ._ , - R , u0= , UOf
PUT FILE(SYSPRINT) EDIT ('SIGN- ,S ,
UO »"w '
•BIT FORM= •, TEMP, «FA= S FA)
(SKIP,A(1M, B(64)) ; ....... . KTp .
PUT FILE(SYSPRINT) LIST (-FIX QUOTIENT^',
IOPMM S IP,
CALL TIMER;
RETURN; - - -
OIVIIJ: PROCEDURE; ^ rxjri */
/* PERFORM NCC TIMES DIVID CYCLE
T rr-o • /* I cc = SYSLE C0UNT
BACK :" PUT FILE(SYSPRINT) LIST (MARK) SKIP;
CALL TIMER; rnumcwn-






IF IV='1110«B THEN GO TO DIVl;
rvni : IF OMM(l) THEN CALL TFNL7Y1;
IF OMM(2) THEN CALL TENL6Y1;
GO TO TSSl;
DIVl : IF OMM(l) THEN CALL ML7Y1;
IF OMM(2) THEN CALL ML6Y1:








US =( US & -NEGO) I ( -US & NEGU);
-1U6-
G=(64) ' l'B;CALL UMDX1; CALL USDS1;
NaNEGOj /* N=NEG1= QS1
CALL SDS(X,Y,S,G,N, T,Z ) ;
TEMP2= SUBSTR(Z, 1,2)
;
IF TEMP2 -,= '00'B THEN NFBM='l'Bj






IF IV='1110'B THEN GO TO DIV2;
CV02 : IF QMM(3) THEN CALL TENL5Y2T
IF QMM(4) THEN CALL TENL4Y2;
GO TO TSS2; ' "








QMM(4)='1«B THEN CALL ML4Y2;
IF OSS(3) THEN N=(64)'1'B;
ELSE N=(64) 'O'B; ""' /* N=NEG2= ~Q




IF TEMH4 -,= (4) 'O'B THEN NFBM"= 'r l »~BT ETSE NFBM





IF IV='1110'B THEN GO TO DIV3;
IF QMM(b) THEN CALL TENL3Y3;
IF 0MM(6) THEN CALL TENL2Y3;
GO TO TSS3;
IF QMM(5) THEN CALL ML3Y3;
0MM(6) THEN CALL ML2Y3;
IF OSS(5) THEN N=(64)
• l'B;
ELSE N=(64) 'O'B;




































THEN NFBM='1'B; ELSE NFBM
EDIT ( 'TEMP6= «,TEMP6) (A,B
















< T E -.N) | ( -,T £ S =
CALL SDS(Z,Y,S,G,N,T,Z)
;
/* FOR FX DIV, LAST CYCLE AND LAST SDS,SKIP
'* THIS NEGATE PART DUE TO OV IN THE









IF NT ^= «10'B THEN GO TO
NONEG;
NEGA : TEMP8=SUBSTR(Z,lf8);




„ NEG4TE 9TH BIT OFT ./
T=
PUT FILE (SvUlNT) EDIT (-TEMPS* •, TEMPS.
< A FW8).X(5)»A,B(1)); . . _ — ,
/* FEED-BACK LOWER REG. TO UPPER
REG.*/
NONEG : CALL T4DLS;
CALL Z^DLM;
CALL LSL8U5; CALL LML8UM;
CALL uholh; call uoolo;
CALL LHL8UH; CALL LOL8UO;
PUtSTeTsySPRINT) EDIT MUM- ..UH..UO- .,UO)
CSK1P.A.BC6SM!





/* ^ASSIMILATE REMAINDER OR ORIENT, *^
/* PUT ASSIMILATED RESULT IN
LM
AS5






E;SYSPRINT) LIST (.ASSIMILATE REMAINDER')
5KIPC2);





MODDIV : PROCEDURE ; R TT(7)-
DCL (TB t TPM,TPS) BITU)* PMT BI ,
IF NFBM THEN DO;
-<~iBrB !SS.fflHR«;st;- - :
END;
substr(bi»7,i)= , o.b;
DO 1=6 TO 1 BY -l;
tb=subsir(bi,i+i»i>? TD c-c,,rstr(ps, i a);TPM=SUBSTR(PM,I ,1); T "-SUBSTR(Hb I
SUBSTR(BI,I,D = (TPM & TPS)I< -TPM & T6),
PM?1.Q.B II PM; PUT FILE(SYSPRINT)
DATA (PMT);
IF (DIVSCC=0 & ICC=0) THEN DO;
-1U8-
EC! : BEGIN;
IF IV=«0011»R THEN 01);
D3 f D7,Dll*»l»B; GO TO
M9=SUBSTR(M,9, 1 ) ;
M10=SUBSTR(M, 10, 1 )
Ml 1=SUBSTR(M, 11,1)
M12=SUBSTR(M, 12,1 )
























D9= DA | 05
D10=D5|D6
Oil = D7|DA;
SLEW) : END SELECT;
POT FILE(SYSPRINT) EDI
09,010,011) (SKIP, A,
FNO; /* 00 LOOP */
/* THIS PART IS USED
QUOTIENT
QUOTIENT : BEGIN;
AO=SUBSTR( AI , 1
,
A1 = SUBSTR ( A I ,2,







/ r ROP= ( -AO £ -Al £
( -AO £
( -AO £





































T ('01 TO Dll' ,D1,D2,D3,DA,D5,D6,D7,'D8,










-A2 £ -A3 £ -AA)
-A2 £ -A3 £ AA £
-A2 £ -A3 £ D10) ;£A3£AA£-A5£ A6
£ A3 £ AA £ A5 £D1
)





£ A3 £ D8)
£ A2 £ -A3
£ A2 £ -A3
£ A2 £ -A3





£ -A 2 £ A3
£ -A2 £ A3
-A2 £ Dll )
£ -A2 £ A3
£ -A2 £ -A3
-Al ) ;
£ AA £ 09)
£ -AA £ A 5 £ DA
)
£ AA £ A5 £ A6 £
A2 £ D7)
;
£ A3 £ AA)
£ A3 £ -AA £ A5 £ D10)
;
£ -A3 £ -AA £ Dl)
£ £ -AA £ -A5 £ 02)
£ £ -AA £ -A5 £ -A6
£ AA £ -A5 £ -A6














AO = AO C -.ZERO; /*


















































DO 1=1 TO r;
SUBSTR(UO, 1+56,1 )=QMM( I );





SUBS TR ( UO, 1, 32 )=SUBSTR(LM, 1,32);
END;
ALWAYS TO SUBTRACT" FROM PARTIAL REMAINDER*/
TO OUT; END;
GO TO OUT; END;
DATA (ZEROP,ZERUN,TWOP,TWON, TWO, ZERO, ONE);
(OMM(l),OMM(2),OSS(l),OSS(2));
(0MM(3),0MM(4),0SS(3),0SS(4) );

















SUBSTR(U0,2,64) = SUBSTR(L0,1,64) ;
END ;
LHL1UH : PROCEDURE ;
UH=(64) 'O'B;
SUBSTR(UH, 1,63) =SUBSTR(LH, 2,63) ;
END ;




TENL7Y1 : PROCEDURE; /* Yl(2£4)=l
Y=«0101 'B II (60) 'O'Bi
END;
TFNL6Y1 : PROCEDURE: /* Yl(3£5)=l
Y=«00101«B II (59) 'O'B;
END;
TENDY1 : PROCEDURE; /* YK9 I 11) = 1
Y='00000000101 «B || (53)'0«B;
END;
TENL5Y2 : PROCEDURE ; /* Y2( 4 & 6)=1
Y=»00010100'B || (56) »0'B;
END;
TFNL4Y2 : PROCEDURE; /* Y2( 5 £ 7)=1
Y=«00001010'B || (56) »0»B;
END;
TEML3Y3 : PROCEDURE; /* Y3(6 £ 8)=1
Y='00000101 »B I I ( 56 ) • • B;
END;
TEML2Y3 : PROCEDURE ; /* Y3(7 £ 9)=1
Y=«000000101 'B I ) ( 55 ) • 0« B;
END;
TENL1Y4 : PROCEDURE; /* Y4(8 10) =1
Y='0000000101 »B II (54)«0'B;
END;
TENDY4 : PROCEDURE; /* Y4(9 £11)=1































THIS PROCEDURE INCLUDES ALL CONVERTING
INCLUDES : DVB (DEC TO' BIN)
FXTO FL : BIN TO FL





(LO,UO) BIT(65) PACKED EXT, II EXT,
(P,B) BIT(64) PACKED EXT,
(OV,UN,LSG,ID,GT,EO,LT,FM,BOGUS) BIT(l) EXT,
(FUU,EUM,EUL) BIT(7) EXT,
(FA,FB) BIT(8) EXT, ( S I GNA , S I GNB , PUL I P
)
V BIT(50) EXT,(SDB,SR) BITIDEXT,
IOP(2) FIXED BIN(31) EXT,
FOP(2) FLOAT BIN(53) EXT,
DUP(2) DECIMAL FIXED (15) EXT,
OPF(2) BIT(8), FLAG(4) BIT(4);
DCL NEGR EXT, NCC EXT;
DCL TEMP BIT(64), MARK CHAR(80)












DCL NEGU BIT (64)
;
;r:"TH;rROyr!NF"s'uSFfV*TO*CnN0tRT*ErTHER DEC TI















IF NT='11'B THEN GO TO OECCVFX;
TO FLCVFX; /* FL TO
/* DEC TO FX */



















iop( i)=dup(1) ; /* 360 DEC TO FX */
UT%iLEVsYSPRTNTrLisT ('DECIMAL TO FIXED') SKIP(2);
F SUBSTR(UO,I,32) .- (32 ) • ' EJ THEN OV- -1 ' B;
-rr-rTMcr.Tt cifMA- • • B THEN GO TO FXEND,TES





FXEND : TEMP=UNSPEC( IOP( 1 ) )
;
IF OV THEN CALL SETBOG;
SR=SIGNA; /* SIGN OF RESULT */
PUT FILE(SYSPRINT) EDIT CSIGN= ',SR,'UO
=
U O t .ANS=',TEMP,'FA=',FA) ( SK I P , A , B ( 64 ) )
?
X (40),A
PUT FILE(SYSPRINT) EDIT ('END OF CVL ') (








/* THIS PART CONVERT EL TO EX */
/* EL IN UO 1-7 t EXPONENT IN EUM */
/ * . * /
FLCVFX : PUT F I LE (
S
YSPR I NT ) EDIT ('ST ART FL TO FX«) ( SK I P, X ( 4Q ) , A )
;
CALL TIMER;
IOP( 1 )=FOP( 1 ) ;
I I = EUM - 64 ;
IF II >0 THEN GO TO NFRACT;
ZOUT: UQ=(65)'0'B;
GO TO FXEND;
NFRACT : IF II > 21 THEN DO;
OV=» 1 'B;
GO TO ZUUT; END;
IF II >8 THEN OV='l'B ;
IEUL= 14 -II ;
IEUU= IEUL ;
IF IEUU <0 THEN GO TO" SFTL8;~
ELSE GO TO SFTR8 ;




GO TO SFTR8 ; END;









GO TO SFTL8; ENdT
IF IEUU = -1 THEN DO;
CALL UODLO;
CALL L0L4U0; END;












. THIS ROUTINE IS USED TO CONVERT */
/*
. 1. DEC TO FL BY CALLING DVB t BINARY DIGITS ARE */
/*
. RIGHT ADJUST IN UO, THEN SET EUL=14 t */
/*
. USING EX TO FL */











































B THEN GO TO DECCVFL;
TO FXCVFL?
F(SYSPRINT) EDIT ( 'START
40), A);


























) , AFTER DVB (DEC TO *IN> THEN TO FL */
); /* CONVERT DEC J_O.FL__BY 360 */
B) */
T
EUL = 14° MAX EXP", THEN"NO*rMOLIZATI0N
*7
GN OF RESULT */
NT) LIST ('CVF OUTPUT' );
RINT)
EUL,UO,FA) SKIP(2) ;





/Jje THFS PART IS USED TO





• • • •
••••••••
••••••••







/* EUL=B MAX FXP */
/* -
I -f- »•••••'
FXCVFL : 11 = 8;
CALL UPDLU;
CALL L0R8U0;
irl'BlloUaU'.i.B THEN _00 TO «TOaL /l^OSIJIVE .,
COMPLE: SIGNA='1'B;
"ioOO^O^B I, .55,'O.B, 7V9iH-B.t IS SIGN */
CALL COMPL; .
r,n to fxtofl; *,
/ *
PROCEDURE;




/ ^ • • •
• • •
• • • • •
••••••
• • • • •
*/
" puT^REl^RiNTrrm'HSTm DEC TO B.NARY CONVERSION-)
SKIP;
,r ,in-(ftS)'0«B THEN GO TO DVBEND;
If substr!uo,9, S2,-(60,.o.b then go to-
dvreno:
-15U-
[CC»14« /* TOTAL 14 DEC DIGIT */ .
LSHIFT: IF SUBSTR ( UO, 5, 8 ) = ( 8 ) «~0 • B THEN DO;
CALL UODLO; .. .:
CALL LOL8UO:
ICC=ICC-2; -
GO TO LSHIFT; END;




/* M(61-64)=U0( 5-8) */ .__.
SUBSTR(M t 61,4)=SUBSTR(U0, 5 t 4)
;
PUT FILE(SYSPRINT) EDIT ^ UO=_' ,_UQ , ' M= »,M) ( SK
I
P, A, B( 64) ) ;
/* */
/* LM=10*M + UM _*/
/* PARTIAL RESULT IN LM THEN TO M */





NXTDIG : UM=(64)«0'B; US=UM; _. .„
SUBSTR{UM,61,4)=SUBSTR(UQ,9,4) ;
PUT FILE(SYSPRINT) EDIT ('DIGIT* • » ICC ,_• UM= SUM)
(SKIP,X(70) ,A,F(2,0), SKIP,A,B(64) )";
SDSl; N,Y,S,G=(64) '0»B;
G=(64) • 1 «B;
CALL USDS1 ; _...._ - - —
CALL UMDXl;
CALL SDS(X,Y,S,G,N,T,Z) ;
N=(64) ' 1 'B; /* N2= 1 */
SDS2: CALL SDS < Z, Y, T,G, N, T,Z ) ; -
N=(64) 'O'B; /* N3= */
SOS3: CALL ML3Y3; _.. .- --
CALL SDS(Z,Y T T,GtN,T t Z) ;
N=(64)
•
1»B; /* N4 = 1 */
SDS4: CALL ML1Y4;
CALL SDS(Z,Y,T,G,N,T,Z) ; .
CALL T4DLS;




PUT FILE(SYSPRINT) LIST ('BEGIN ASS I M • ) SK I P ( 2 )J_
CALL UMDXl; CALL USDS1; Y=(64)'0'B ; N=Y;
CALL ASSIM;
CALL Z4DLM; /* LM= ASSIMILATED OUTPUT */
ICC=ICC-l;
/* END OF ONE DEGIT */
/* TEST FOR ANY MORE DIGIT */ . .._.. .
IF ICC=0 THEN DO ;
CALL LMDUO; /* FINAL BINARY IN UO */
GO TO DVBEND;







































S H T L 8
FOR FX
FOR FL
ROUTINE IS USED TO CONERT FL/FX TO DEC^
OPRAND IS RIGHT ADJUST IN UQ4-M
IF NECESSARY, COMPL. NEG. NO.
OPRAND IS IN UQO-7
IF IEUU=14 NO SHIFT
IF IEUU BETWEEN 0,14
IF 28<IEUU <14
ELSE U0=0
FIX DIVID BY 10, QUOTIENT
NEW DIVIDEND UNTIL QUOTIENT
IF EUU=14 BOGUS=LOW ORDER
EUU>14 BOGUS UNDEFIEND
NT=SUBSTR(V,8,2) ;
SR =SIGNA; /* SIGN
SIGNAL'S; /* CLEAR SIGNA FOR
flN OVERFLOW BOGUS-' 1»B:
































IF II >0 THEN GO TO NFRAC
U0=(65)«0'B: go TO SETSIGN;
: IF II >28 THEN DO;
ov=« 1 'B;
GO TO ZDEC; END;
H = 14-II; if H=o
IF II <0 THEN GO TO
ELSE GO TO SHTR8;




















EDIT ('START CONVERT FL TO DEC)





















IF SUBSTR(UQ,33,1)=~'6~'~B THEN"GO" TO" GE"f DECY""7»'"POS". FX */
SUBSTR(US,33,32)='1'B ||(31)'0'B; /*US(33)=1 */
NEGO=(32) 'O'B II ( 3 2 ) M[T§~
CALL COMPL:






NXTDIV : PUT F I LE ( SYSPR I NT ) LIST (MARK) "sklPT
PUT FILE (SYSPR INT) EDIT ( ' PI VIDEND= ( UO )
=
'
, UO, » UH* » ,UH)
(SKIP,A( IB) ,B(65) ) ;
IF UO=(65)'0'R THEN GO TO GETDIG;
ND=ND+1
;
PUT FILE(SYSPRINT) DATA(ND) SKIP;
IF ND=15 THEN DO;
OV='l'B; GO TO SETSIGN; END;
CALL MDY4;
X,S,G=(64) 'O'B; N=(64)»1'B;
CALL SOS(X,Y,S,G,N,T,Z) ; "/* ~SDS2 */
CALL Z4DLM; CALL LMR4M;
NDDL8=0;
TUOl : IF SUBSTR(U0,9,8)=(8) 'O'B THENDO;
CALL UODLO; CALL UHDLH;
CALL L0L8U0; CALL LHL8UH;
NDDL8 = NDDLB +1;







PUT FILE(SYSPRINT) EDIT ('BEFORE DIVISION'^ ' ND= • , ND,
• UH= •
,
UH , ' UO= • , UO , • NO . OF D I V I D CYCLE* T , NCC
)
(SKIP,A,SKIP,A,F(2,0),2(SKIP,A,B(65 ) ),SKIP , A , FJ 2 , ) )
;
/* PERFORM NCC CYCLE OF MODIFIED FIXED DIVISION */
/* ASSIMILATE REMAINDER, CORRECT ASNEEDED__ */
/* AFTER ASS. REMAINDER SHOULD BE IM LMY_Yf 9-lYj */
CALL CVDDIV;
SUBSTR(M,9,4)=SUBSTR(LM,9,4) ; /* M( 9-12 )~=LM (9-12 ) */
PUT FILE(SYSPRINT) DATA (M) SKIP;
__^/* TEST THE ASSIMILATION OF REMAINDER, IF NEGATIVE *7
/* REMAINDER(ADD DIVISOR), SUBTRACT 1 FROM QUOTIENT, */
/* BUT DO NO ASS. QUOTIENT AT THIS POINT '"*/
/*
.*/
IF NEGR=0 THEN GO TO NOSUB;
OSUB1 :CALL UHDUS
;
CALL UODUM; " "
G=(64) • 1 'B;
NEG0,N=(64) 'O'B;
Y=(63) 'O'B || ' 1 'B;
CALL USDS1;
CALL UMDX1;










CALL SDSU,Y,T,G,N,T,Z>; >* |g« 7






NUSUB :CALL UHDUS ; CALL UQDUM;
GO TO NXTOIV;





l1ST (-MOVE M.REG TO UOJIEGM SKIP;




/* RIGHT ADJUST M REGISTER
RADJ : IF ND<=12 THEN 00;
CALL UODLO; CALL L0R8U0;
ND=ND+2; GO TO RADJ; END;
IF N0=13 THEN DO;
CALL UODLO; CALL L0R4U0; END;
SETSIGN: IF SR THEN SUBSTR< UO f 1 ,8 )- 0000101
1
• B; *NEG */




L?s! (-CONVERTED NO = •, DUP(D) SKIP;
PUT fIleIsySPRINt! EDIT (• U0= SUO.-OV-
. ,0V,. FA- SPA)




L MR4M : PROCEDURE;
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